Search results for: floating gate transistor
Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 545

Search results for: floating gate transistor

515 Design and Development of Sustained Release Floating Tablet of Stavudine

Authors: Surajj Sarode, G. Vidya Sagar, G. P. Vadnere

Abstract:

The purpose of the present study was to prolong the gastric residence time of Stavudine by developing gastric floating drug delivery system (GFDDS). Moreover, to study influence of different polymers on its release rate using gas-forming agents, like sodium bicarbonate, citric acid. Floating tablets were prepared by wet granulation method using PVP K-30 as a binder and the other polymers include Pullulan Gum, HPMC K100M, six different formulations with the varying concentrations of polymers were prepared and the tablets were evaluated in terms of their pre-compression parameters like bulk density, tapped density, Haunsner ratio, angle of repose, compressibility index, post compression physical characteristics, in vitro release, buoyancy, floating lag time (FLT), total floating time (TFT) and swelling index. All the formulations showed good floating lag time i.e. less than 3 mins. The batch containing combination of Pullulan Gum and HPMC 100M (i.e. F-6) showed total floating lag time more than 12 h., the highest swelling index among all the prepared batches. The drug release was found to follow zero order kinetics.

Keywords: Suavudine, floating, total floating time (TFT), gastric residence

Procedia PDF Downloads 368
514 Next Generation of Tunnel Field Effect Transistor: NCTFET

Authors: Naima Guenifi, Shiromani Balmukund Rahi, Amina Bechka

Abstract:

Tunnel FET is one of the most suitable alternatives FET devices for conventional CMOS technology for low-power electronics and applications. Due to its lower subthreshold swing (SS) value, it is a strong follower of low power applications. It is a quantum FET device that follows the band to band (B2B) tunneling transport phenomena of charge carriers. Due to band to band tunneling, tunnel FET is suffering from a lower switching current than conventional metal-oxide-semiconductor field-effect transistor (MOSFET). For improvement of device features and limitations, the newly invented negative capacitance concept of ferroelectric material is implemented in conventional Tunnel FET structure popularly known as NC TFET. The present research work has implemented the idea of high-k gate dielectric added with ferroelectric material on double gate Tunnel FET for implementation of negative capacitance. It has been observed that the idea of negative capacitance further improves device features like SS value. It helps to reduce power dissipation and switching energy. An extensive investigation for circularity uses for digital, analog/RF and linearity features of double gate NCTFET have been adopted here for research work. Several essential designs paraments for analog/RF and linearity parameters like transconductance(gm), transconductance generation factor (gm/IDS), its high-order derivatives (gm2, gm3), cut-off frequency (fT), gain-bandwidth product (GBW), transconductance generation factor (gm/IDS) has been investigated for low power RF applications. The VIP₂, VIP₃, IMD₃, IIP₃, distortion characteristics (HD2, HD3), 1-dB, the compression point, delay and power delay product performance have also been thoroughly studied.

Keywords: analog/digital, ferroelectric, linearity, negative capacitance, Tunnel FET, transconductance

Procedia PDF Downloads 165
513 Experimental Study on Floating Breakwater Anchored by Piles

Authors: Yessi Nirwana Kurniadi, Nira Yunita Permata

Abstract:

Coastline is vulnerable to coastal erosion which damage infrastructure and buildings. Floating breakwaters are applied in order to minimize material cost but still can reduce wave height. In this paper, we investigated floating breakwater anchored by piles based on experimental study in the laboratory with model scale 1:8. Two type of floating model were tested with several combination wave height, wave period and surface water elevation to determined transmission coefficient. This experimental study proved that floating breakwater with piles can prevent wave height up to 27 cm. The physical model shows that ratio of depth to wave length is less than 0.6 and ratio of model width to wave length is less than 0.3. It is confirmed that if those ratio are less than those value, the transmission coefficient is 0.5. The result also showed that the first type model of floating breakwater can reduce wave height by 60.4 % while the second one can reduce up to 55.56 %.

Keywords: floating breakwater, experimental study, pile, transimission coefficient

Procedia PDF Downloads 505
512 Power HEMTs Transistors for Radar Applications

Authors: A. boursali, A. Guen Bouazza, M. Khaouani, Z. Kourdi, B. Bouazza

Abstract:

This paper presents the design, development and characterization of the devices simulation for X-Band Radar applications. The effect of an InAlN/GaN structure on the RF performance High Electron Mobility Transistor (HEMT) device. Systematic investigations on the small signal as well as power performance as functions of the drain biases are presented. Were improved for X-band applications. The Power Added Efficiency (PAE) was achieved over 23% for X-band. The developed devices combine two InAlN/GaN HEMTs of 30nm gate periphery and exhibited the output power of over 50W. An InAlN/GaN HEMT with 30nm gate periphery was developed and exhibited the output power of over 120W.

Keywords: InAlN/GaN, HEMT, RF analyses, PAE, X-Band, radar

Procedia PDF Downloads 532
511 Area Efficient Carry Select Adder Using XOR Gate Design

Authors: Mahendrapal Singh Pachlaniya, Laxmi Kumre

Abstract:

The AOI (AND – OR- INVERTER) based design of XOR gate is proposed in this paper with less number of gates. This new XOR gate required four basic gates and basic gate include only AND, OR, Inverter (AOI). Conventional XOR gate required five basic gates. Ripple Carry Adder (RCA) used in parallel addition but propagation delay time is large. RCA replaced with Carry Select Adder (CSLA) to reduce propagation delay time. CSLA design with dual RCA considering carry = ‘0’ and carry = ‘1’, so it is not an area efficient adder. To make area efficient, modified CSLA is designed with single RCA considering carry = ‘0’ and another RCA considering carry = ‘1’ replaced with Binary to Excess 1 Converter (BEC). Now replacement of conventional XOR gate by new design of XOR gate in modified CSLA reduces much area compared to regular CSLA and modified CSLA.

Keywords: CSLA, BEC, XOR gate, area efficient

Procedia PDF Downloads 334
510 A Fault-Tolerant Full Adder in Double Pass CMOS Transistor

Authors: Abdelmonaem Ayachi, Belgacem Hamdi

Abstract:

This paper presents a fault-tolerant implementation for adder schemes using the dual duplication code. To prove the efficiency of the proposed method, the circuit is simulated in double pass transistor CMOS 32nm technology and some transient faults are voluntary injected in the Layout of the circuit. This fully differential implementation requires only 20 transistors which mean that the proposed design involves 28.57% saving in transistor count compared to standard CMOS technology.

Keywords: digital electronics, integrated circuits, full adder, 32nm CMOS tehnology, double pass transistor technology, fault toleance, self-checking

Procedia PDF Downloads 316
509 Uncovering the Role of Crystal Phase in Determining Nonvolatile Flash Memory Device Performance Based on 2D Van Der Waals Heterostructures

Authors: Yunpeng Xia, Jiajia Zha, Haoxin Huang, Hau Ping Chan, Chaoliang Tan

Abstract:

Although the crystal phase of two-dimensional (2D) transition metal dichalcogenides (TMDs) has been proven to play an essential role in fabricating high-performance electronic devices in the past decade, its effect on the performance of 2D material-based flash memory devices still remains unclear. Here, we report the exploration of the effect of MoTe₂ in different phases as the charge trapping layer on the performance of 2D van der Waals (vdW) heterostructure-based flash memory devices, where the metallic 1T′-MoTe₂ or semiconducting 2H-MoTe₂ nanoflake is used as the floating gate. By conducting comprehensive measurements on the two kinds of vdW heterostructure-based devices, the memory device based on MoS2/h-BN/1T′-MoTe₂ presents much better performance, including a larger memory window, faster switching speed (100 ns) and higher extinction ratio (107), than that of the device based on MoS₂/h-BN/2H-MoTe₂ heterostructure. Moreover, the device based on MoS₂/h-BN/1T′-MoTe₂ heterostructure also shows a long cycle (>1200 cycles) and retention (>3000 s) stability. Our study clearly demonstrates that the crystal phase of 2D TMDs has a significant impact on the performance of nonvolatile flash memory devices based on 2D vdW heterostructures, which paves the way for the fabrication of future high-performance memory devices based on 2D materials.

Keywords: crystal Phase, 2D van der Waals heretostructure, flash memory device, floating gate

Procedia PDF Downloads 10
508 BOX Effect Sensitivity to Fin Width in SOI-Multi-FinFETs

Authors: A. N. Moulai Khatir

Abstract:

SOI-Multifin-FETs are placed to be the workhorse of the industry for the coming few generations, and thus, in a few years because their excellent transistor characteristics, ideal sub-threshold swing, low drain induced barrier lowering (DIBL) without pocket implantation, and negligible body bias dependency. The corner effect may also exist in the two lower corners; this effect is called the BOX effect, which can also occur in the direction X-Z. The electric field lines from the source and drain cross the bottom oxide and arrive in the silicon. This effect is also called DIVSB (Drain Induced Virtual Substrate Basing). The potential in the silicon film in particular near the drain is increased by the drain bias. It is similar to DIBL and result in a decrease of the threshold voltage. This work provides an understanding of the limitation of this effect by reducing the fin width for components with increased fin number.

Keywords: SOI, finFET, corner effect, dual-gate, tri-gate, BOX, multi-finFET

Procedia PDF Downloads 465
507 Ultrafast Transistor Laser Containing Graded Index Separate Confinement Heterostructure

Authors: Mohammad Hosseini

Abstract:

Ultrafast transistor laser investigated here has the graded index separate confinement heterostructure (GRIN-SCH) in its base region. Resonance-free optical frequency response with -3dB bandwidth of more than 26 GHz has been achieved for a single quantum well transistor laser by using graded index layers of AlξGa1-ξAs (ξ: 0.1→0) on the left side of the quantum well and AlξGa1-ξAs (ξ: 0.05→0) in the right side of quantum well. All required parameters, including quantum well and base transit time, optical confinement factor and spontaneous recombination lifetime, have been calculated using a self-consistent charge control model.

Keywords: transistor laser, ultrafast, GRIN-SCH, -3db optical bandwidth, AlξGa1-ξAs

Procedia PDF Downloads 115
506 Floating Quantifiers in Hijazi Arabic

Authors: Tagreed Alzahrani

Abstract:

The syntax of quantifiers has received much attention by linguists, philosophers and logicians within different frameworks and in various languages. However, the syntax of Arabic quantifiers has received limited attention in the literature, especially in relation to floating quantifiers. There have been a few discussions of floating quantifiers in Modern Standard Arabic (henceforth, MSA), although the analysis and the properties of their counterparts in other Saudi dialects are rare. Therefore, the aim of the paper is to provide a clear description of floating quantifiers (FQs) in Hijazi dialect (henceforth, HA) by utilising the following approaches: the adverbial approach, and the derivational (stranding) analysis. For a long time, Linguists have tried to explain the floating quantifiers’ phenomenon, as exemplified in the following sentences: 1. All the friends have watched the movie. 2. The friends have all watched the movie. The adverbial approach assumes that the floating quantifier is a type of adverb, because it occupies the adverbial position next to the verb. Thus, the subject in the first example is all the friends and the subject in the second example is the friends with all becoming an adverb, as it is located in an adverbial position. However, in stranding analysis, it is argued that the floating quantifier becomes stranded when its complement has moved to a higher position in the sentence [SPEC, TP]. Therefore, both sentences have the same subject all the friends, although in second example the friends has moved to a higher position and has stranded the quantifier all. The paper will investigate the floating quantifiers in HA using both approaches. The analysis will show that neither view is entirely successful in providing a unified account for FQs in HA.

Keywords: floating quantifier, adverbial analysis, stranding approach, universal quantifier

Procedia PDF Downloads 326
505 Analysis of Scaling Effects on Analog/RF Performance of Nanowire Gate-All-Around MOSFET

Authors: Dheeraj Sharma, Santosh Kumar Vishvakarma

Abstract:

We present a detailed analysis of analog and radiofrequency (RF) performance with different gate lengths for nanowire cylindrical gate (CylG) gate-all-around (GAA) MOSFET. CylG GAA MOSFET not only suppresses the short channel effects (SCEs), it is also a good candidate for analog/RF device due to its high transconductance (gm) and high cutoff frequency (fT ). The presented work would be beneficial for a new generation of RF circuits and systems in a broad range of applications and operating frequency covering the RF spectrum. For this purpose, the analog/RF figures of merit for CylG GAA MOSFET is analyzed in terms of gate to source capacitance (Cgs), gate to drain capacitance (Cgd), transconductance generation factor gm = Id (where Id represents drain current), intrinsic gain, output resistance, fT, maximum frequency of oscillation (fmax) and gain bandwidth (GBW) product.

Keywords: Gate-All-Around MOSFET, GAA, output resistance, transconductance generation factor, intrinsic gain, cutoff frequency, fT

Procedia PDF Downloads 364
504 Modification of Electrical and Switching Characteristics of a Non Punch-Through Insulated Gate Bipolar Transistor by Gamma Irradiation

Authors: Hani Baek, Gwang Min Sun, Chansun Shin, Sung Ho Ahn

Abstract:

Fast neutron irradiation using nuclear reactors is an effective method to improve switching loss and short circuit durability of power semiconductor (insulated gate bipolar transistors (IGBT) and insulated gate transistors (IGT), etc.). However, not only fast neutrons but also thermal neutrons, epithermal neutrons and gamma exist in the nuclear reactor. And the electrical properties of the IGBT may be deteriorated by the irradiation of gamma. Gamma irradiation damages are known to be caused by Total Ionizing Dose (TID) effect and Single Event Effect (SEE), Displacement Damage. Especially, the TID effect deteriorated the electrical properties such as leakage current and threshold voltage of a power semiconductor. This work can confirm the effect of the gamma irradiation on the electrical properties of 600 V NPT-IGBT. Irradiation of gamma forms lattice defects in the gate oxide and Si-SiO2 interface of the IGBT. It was confirmed that this lattice defect acts on the center of the trap and affects the threshold voltage, thereby negatively shifted the threshold voltage according to TID. In addition to the change in the carrier mobility, the conductivity modulation decreases in the n-drift region, indicating a negative influence that the forward voltage drop decreases. The turn-off delay time of the device before irradiation was 212 ns. Those of 2.5, 10, 30, 70 and 100 kRad(Si) were 225, 258, 311, 328, and 350 ns, respectively. The gamma irradiation increased the turn-off delay time of the IGBT by approximately 65%, and the switching characteristics deteriorated.

Keywords: NPT-IGBT, gamma irradiation, switching, turn-off delay time, recombination, trap center

Procedia PDF Downloads 131
503 Modeling the Transport of Charge Carriers in the Active Devices MESFET Based of GaInP by the Monte Carlo Method

Authors: N. Massoum, A. Guen. Bouazza, B. Bouazza, A. El Ouchdi

Abstract:

The progress of industry integrated circuits in recent years has been pushed by continuous miniaturization of transistors. With the reduction of dimensions of components at 0.1 micron and below, new physical effects come into play as the standard simulators of two dimensions (2D) do not consider. In fact the third dimension comes into play because the transverse and longitudinal dimensions of the components are of the same order of magnitude. To describe the operation of such components with greater fidelity, we must refine simulation tools and adapted to take into account these phenomena. After an analytical study of the static characteristics of the component, according to the different operating modes, a numerical simulation is performed of field-effect transistor with submicron gate MESFET GaInP. The influence of the dimensions of the gate length is studied. The results are used to determine the optimal geometric and physical parameters of the component for their specific applications and uses.

Keywords: Monte Carlo simulation, transient electron transport, MESFET device, GaInP

Procedia PDF Downloads 386
502 A Connected Structure of All-Optical Logic Gate “NOT-AND”

Authors: Roumaissa Derdour, Lebbal Mohamed Redha

Abstract:

We present a study of the transmission of the all-optical logic gate using a structure connected with a triangular photonic crystal lattice that is improved. The proposed logic gate consists of a photonic crystal nano-resonator formed by changing the size of the air holes. In addition to the simplicity, the response time is very short, and the designed nano-resonator increases the bit rate of the logic gate. The two-dimensional finite difference time domain (2DFDTD) method is used to simulate the structure; the transmission obtained is about 98% with very negligible losses. The proposed photonic crystal AND logic gate is widely used in future integrated optical microelectronics.

Keywords: logic gates, photonic crystals, optical integrated circuits, resonant cavities

Procedia PDF Downloads 62
501 Formulation Development and Evaluation of Floating Tablets of Venlafaxine Hydrochloride

Authors: Gajera Lalit, Shah Pranav, Shah Shailesh

Abstract:

Venlafaxine hydrochloride has a short elimination half-life of 5 ± 2 hr, and absorption window in the upper part of gastrointestinal tract. The conventional tablets need to be administered two to three times a day and possess an oral bioavailability of 45%. The purpose of this study was to formulate gastroretentive effervescent floating tablets of Venlafaxine HCl. Different grades of HPMC namely K15M, K4M, K100M and E15LV were employed as swelling polymers whereas sodium bicarbonate was employed as gas generating agent. The direct compression method was employed for the formulation of tablets. The tablets were evaluated in terms of hardness, friability, weight variation, drug content, water uptake, in-vitro floating behavior and in-vitro drug release study. All the formulations exhibited very short floating lag time of < 1 min and total floating time of 12 hr. Formulation L3 containing 25 mg and 75 mg of HPMC E15 LV and HPMC K15M respectively exhibited complete drug release within 12 hrs.

Keywords: venlafaxine HCl, hydroxyl propyl methylcellulose, floating gastro retentive tablets, in-vitro drug release, non-fickian diffusion

Procedia PDF Downloads 508
500 Prediction of Heavy-Weight Impact Noise and Vibration of Floating Floor Using Modified Impact Spectrum

Authors: Ju-Hyung Kim, Dae-Ho Mun, Hong-Gun Park

Abstract:

When an impact is applied to a floating floor, noise and vibration response of high-frequency range is reduced effectively, while amplifies the response at low-frequency range. This means floating floor can make worse noise condition when heavy-weight impact is applied. The amplified response is the result of interaction between finishing layer (mortar plate) and concrete slab. Because an impact force is not directly delivered to concrete slab, the impact force waveform or spectrum can be changed. In this paper, the changed impact spectrum was derived from several floating floor vibration tests. Based on the measured data, numerical modeling can describe the floating floor response, especially at low-frequency range. As a result, heavy-weight impact noise can be predicted using modified impact spectrum.

Keywords: floating floor, heavy-weight impact, prediction, vibration

Procedia PDF Downloads 335
499 3 Phase Induction Motor Control Using Single Phase Input and GSM

Authors: Pooja S. Billade, Sanjay S. Chopade

Abstract:

This paper focuses on the design of three phase induction motor control using single phase input and GSM.The controller used in this work is a wireless speed control using a GSM technique that proves to be very efficient and reliable in applications.The most common principle is the constant V/Hz principle which requires that the magnitude and frequency of the voltage applied to the stator of a motor maintain a constant ratio. By doing this, the magnitude of the magnetic field in the stator is kept at an approximately constant level throughout the operating range. Thus, maximum constant torque producing capability is maintained. The energy that a switching power converter delivers to a motor is controlled by Pulse Width Modulated signals applied to the gates of the power transistors in H-bridge configuration. PWM signals are pulse trains with fixed frequency and magnitude and variable pulse width. When a PWM signal is applied to the gate of a power transistor, it causes the turn on and turns off intervals of the transistor to change from one PWM period.

Keywords: index terms— PIC, GSM (global system for mobile), LCD (Liquid Crystal Display), IM (Induction Motor)

Procedia PDF Downloads 419
498 Protection of Floating Roof Petroleum Storage Tanks against Lightning Strokes

Authors: F. M. Mohamed, A. Y. Abdelaziz

Abstract:

The subject of petroleum storage tank fires has gained a great deal of attention due to the high cost of petroleum, and the consequent disruption of petroleum production; therefore, much of the current research has focused on petroleum storage tank fires. Also, the number of petroleum tank fires is oscillating between 15 and 20 fires per year. About 33% of all tank fires are attributed to lightning. Floating roof tanks (FRT’s) are especially vulnerable to lightning. To minimize the likelihood of a fire, the API RP 545 recommends three major modifications to floating roof tanks. This paper was inspired by a stroke of lightning that ignited a fire in a crude oil storage tank belonging to an Egyptian oil company, and is aimed at providing an efficient lightning protection system to the tank under study, in order to avoid the occurrence of such phenomena in the future and also, to give valuable recommendations to be applied to floating roof tank projects.

Keywords: crude oil, fire, floating roof tank, lightning protection system

Procedia PDF Downloads 256
497 Gate Voltage Controlled Humidity Sensing Using MOSFET of VO2 Particles

Authors: A. A. Akande, B. P. Dhonge, B. W. Mwakikunga, A. G. J. Machatine

Abstract:

This article presents gate-voltage controlled humidity sensing performance of vanadium dioxide nanoparticles prepared from NH4VO3 precursor using microwave irradiation technique. The X-ray diffraction, transmission electron diffraction, and Raman analyses reveal the formation of VO2 (B) with V2O5 and an amorphous phase. The BET surface area is found to be 67.67 m2/g. The humidity sensing measurements using the patented lateral-gate MOSFET configuration was carried out. The results show the optimum response at 5 V up to 8 V of gate voltages for 10 to 80% of relative humidity. The dose-response equation reveals the enhanced resilience of the gated VO2 sensor which may saturate above 272% humidity. The response and recovery times are remarkably much faster (about 60 s) than in non-gated VO2 sensors which normally show response and recovery times of the order of 5 minutes (300 s).

Keywords: VO2, VO2(B), MOSFET, gate voltage, humidity sensor

Procedia PDF Downloads 297
496 Effect of Alginate and Surfactant on Physical Properties of Oil Entrapped Alginate Bead Formulation of Curcumin

Authors: Arpa Petchsomrit, Namfa Sermkaew, Ruedeekorn Wiwattanapatapee

Abstract:

Oil entrapped floating alginate beads of curcumin were developed and characterized. Cremophor EL, Cremophor RH and Tween 80 were utilized to improve the solubility of the drug. The oil-loaded floating gel beads prepared by emulsion gelation method contained sodium alginate, mineral oil and surfactant. The drug content and % encapsulation declined as the ratio of surfactant was increased. The release of curcumin from 1% alginate beads was significantly more than for the 2% alginate beads. The drug released from the beads containing 25% of tween 80 was about 70% while a higher drug release was observed with the beads containing Cremophor EL or Cremohor RH (approximately 90%). The developed floating beads of curcumin powder with surfactant provided a superior drug release than those without surfactant. Floating beads based on oil entrapment containing the drug solubilized in surfactants is a new delivery system to enhance the dissolution of poorly soluble drugs.

Keywords: alginate, curcumin, floating drug delivery, oil entrapped bead

Procedia PDF Downloads 361
495 Architectural Approaches to a Sustainable Community with Floating Housing Units Adapting to Climate Change and Sea Level Rise in Vietnam

Authors: Nguyen Thi Thu Trang

Abstract:

Climate change and sea level rise is one of the greatest challenges facing human beings in the 21st century. Because of sea level rise, several low-lying coastal areas around the globe are at risk of being completely submerged, disappearing under water. Particularly in Viet Nam, the rise in sea level is predicted to result in more frequent and even permanently inundated coastal plains. As a result, land reserving fund of coastal cities is going to be narrowed in near future, while construction ground is becoming increasingly limited due to a rapid growth in population. Faced with this reality, the solutions are being discussed not only in tradition view such as accommodation is raised or moved to higher areas, or “living with the water”, but also forwards to “living on the water”. Therefore, the concept of a sustainable floating community with floating houses based on the precious value of long term historical tradition of water dwellings in Viet Nam would be a sustainable solution for adaptation of climate change and sea level rise in the coastal areas. The sustainable floating community is comprised of sustainability in four components: architecture, environment, socio-economic and living quality. This research paper is focused on sustainability in architectural component of floating community. Through detailed architectural analysis of current floating houses and floating communities in Viet Nam, this research not only accumulates precious values of traditional architecture that need to be preserved and developed in the proposed concept, but also illustrates its weaknesses that need to address for optimal design of the future sustainable floating communities. Based on these studies the research would provide guidelines with appropriate architectural solutions for the concept of sustainable floating community with floating housing units that are adapted to climate change and sea level rise in Viet Nam.

Keywords: guidelines, sustainable floating community, floating houses, Vietnam

Procedia PDF Downloads 485
494 Study of the Performance of Metal Tanks with a Floating Roof

Authors: Rezki Akkouche

Abstract:

This work exposes metal tanks in general and floating roofs in particular by listing the codes and standards which study this kind of structure. Initial research discusses the types of tanks, how they are designed, and the disadvantages and advantages that each type has. Then, in-depth research was carried out carefully in order to popularize the floating roof tank and the principles of its design and operation while defining the different types of this kind of roof, how and what they are designed, naming the main installation accessories for these roofs and the dangers that a malfunction of these accessories would cause, also exposing the problems likely to be encountered on these roofs and the considerable and important advantages that floating roof tanks bring. A simplification of the two API 650 and Eurocode 3 regulations - Tanks part - has been made by explaining and mentioning the design rules and laws of this type of structure. Thus a comparison of the two regulations is accomplished by exemplifying this with a study of an actual project.

Keywords: tanks of metal, floating roof, performance, comparative analysis

Procedia PDF Downloads 91
493 Study and Design of Solar Inverter System

Authors: Khaled A. Madi, Abdulalhakim O. Naji, Hassouna A. Aalaoh, Elmahdi Eldeeb

Abstract:

Solar energy is one of the cleanest energy sources with no environmental impact. Due to rapid increase in industrial as well as domestic needs, solar energy becomes a good candidate for safe and easy to handle energy source, especially after it becomes available due to reduction of manufacturing price. The main part of the solar inverter system is the inverter where the DC is inverted to AC, where we try to minimize the loss of power to the minimum possible level by the use of microcontroller. In this work, a deep investigation is made experimentally as well as theoretically for a microcontroller based variable frequency power inverter. The microcontroller will provide the variable frequency Pulse Width Modulation (PWM) signal that will control the switching of the gate of the Insulating Gate Bipolar Transistor (IGBT) with less harmonics at the output of power inverter which can be fed to the public grid at high quality. The proposed work for single phase as well as three phases is also simulated using Matlab/Simulink where we found a good agreement between the simulated and the practical results, even though the experimental work were done in the laboratory of the academy.

Keywords: solar, inverter, PV, solar inverter system

Procedia PDF Downloads 421
492 Analytical Response Characterization of High Mobility Transistor Channels

Authors: F. Z. Mahi, H. Marinchio, C. Palermo, L. Varani

Abstract:

We propose an analytical approach for the admittance response calculation of the high mobility InGaAs channel transistors. The development of the small-signal admittance takes into account the longitudinal and transverse electric fields through a pseudo two-dimensional approximation of the Poisson equation. The total currents and the potentials matrix relation between the gate and the drain terminals determine the frequency-dependent small-signal admittance response. The analytical results show that the admittance spectrum exhibits a series of resonant peaks corresponding to the excitation of plasma waves. The appearance of the resonance is discussed and analyzed as functions of the channel length and the temperature. The model can be used, on one hand, to control the appearance of plasma resonances, and on the other hand, can give significant information about the admittance phase frequency dependence.

Keywords: small-signal admittance, Poisson equation, currents and potentials matrix, the drain and the gate terminals, analytical model

Procedia PDF Downloads 515
491 Estimation of Mobility Parameters and Threshold Voltage of an Organic Thin Film Transistor Using an Asymmetric Capacitive Test Structure

Authors: Rajesh Agarwal

Abstract:

Carrier mobility at the organic/insulator interface is essential to the performance of organic thin film transistors (OTFT). The present work describes estimation of field dependent mobility (FDM) parameters and the threshold voltage of an OTFT using a simple, easy to fabricate two terminal asymmetric capacitive test structure using admittance measurements. Conventionally, transfer characteristics are used to estimate the threshold voltage in an OTFT with field independent mobility (FIDM). Yet, this technique breaks down to give accurate results for devices with high contact resistance and having field dependent mobility. In this work, a new technique is presented for characterization of long channel organic capacitor (LCOC). The proposed technique helps in the accurate estimation of mobility enhancement factor (γ), the threshold voltage (V_th) and band mobility (µ₀) using capacitance-voltage (C-V) measurement in OTFT. This technique also helps to get rid of making short channel OTFT or metal-insulator-metal (MIM) structures for making C-V measurements. To understand the behavior of devices and ease of analysis, transmission line compact model is developed. The 2-D numerical simulation was carried out to illustrate the correctness of the model. Results show that proposed technique estimates device parameters accurately even in the presence of contact resistance and field dependent mobility. Pentacene/Poly (4-vinyl phenol) based top contact bottom-gate OTFT’s are fabricated to illustrate the operation and advantages of the proposed technique. Small signal of frequency varying from 1 kHz to 5 kHz and gate potential ranging from +40 V to -40 V have been applied to the devices for measurement.

Keywords: capacitance, mobility, organic, thin film transistor

Procedia PDF Downloads 136
490 Identification of Potential Large Scale Floating Solar Sites in Peninsular Malaysia

Authors: Nur Iffika Ruslan, Ahmad Rosly Abbas, Munirah Stapah@Salleh, Nurfaziera Rahim

Abstract:

Increased concerns and awareness of environmental hazards by fossil fuels burning for energy have become the major factor driving the transition toward green energy. It is expected that an additional of 2,000 MW of renewable energy is to be recorded from the renewable sources by 2025 following the implementation of Large Scale Solar projects in Peninsular Malaysia, including Large Scale Floating Solar projects. Floating Solar has better advantages over its landed counterparts such as the requirement for land acquisition is relatively insignificant. As part of the site selection process established by TNB Research Sdn. Bhd., a set of mandatory and rejection criteria has been developed in order to identify only sites that are feasible for the future development of Large Scale Floating Solar power plant. There are a total of 85 lakes and reservoirs identified within Peninsular Malaysia. Only lakes and reservoirs with a minimum surface area of 120 acres will be considered as potential sites for the development of Large Scale Floating Solar power plant. The result indicates a total of 10 potential Large Scale Floating Solar sites identified which are located in Selangor, Johor, Perak, Pulau Pinang, Perlis and Pahang. This paper will elaborate on the various mandatory and rejection criteria, as well as on the various site selection process required to identify potential (suitable) Large Scale Floating Solar sites in Peninsular Malaysia.

Keywords: Large Scale Floating Solar, Peninsular Malaysia, Potential Sites, Renewable Energy

Procedia PDF Downloads 153
489 GPU Based Real-Time Floating Object Detection System

Authors: Jie Yang, Jian-Min Meng

Abstract:

A GPU-based floating object detection scheme is presented in this paper which is designed for floating mine detection tasks. This system uses contrast and motion information to eliminate as many false positives as possible while avoiding false negatives. The GPU computation platform is deployed to allow detecting objects in real-time. From the experimental results, it is shown that with certain configuration, the GPU-based scheme can speed up the computation up to one thousand times compared to the CPU-based scheme.

Keywords: object detection, GPU, motion estimation, parallel processing

Procedia PDF Downloads 444
488 Development and Evaluation of Gastro Retentive Floating Tablets of Ayurvedic Vati Formulation

Authors: Imran Khan Pathan, Anil Bhandari, Peeyush K. Sharma, Rakesh K. Patel, Suresh Purohit

Abstract:

Floating tablets of Marichyadi Vati were developed with an aim to prolong its gastric residence time and increase the bioavailability of drug. Rapid gastrointestinal transit could result in incomplete drug release from the drug delivery system above the absorption zone leading to diminished efficacy of the administered dose. The tablets were prepared by wet granulation technique, using HPMC E50 LV act as Matrixing agent, Carbopol as floating enhancer, microcrystalline cellulose as binder, sodium bi carbonate as effervescent agent with other excipients. The simplex lattice design was used for selection of variables for tablets formulation. Formulation was optimized on the basis of floating time and in vitro drug release. The results showed that the floating lag time for optimized formulation was found to be 61 second with about 97.32 % of total drug release within 3 hours. The in vitro release profiles of drug from the formulation could be best expressed zero order with highest linearity r2 = 0.9943. It was concluded that the gastroretentive drug delivery system can be developed for Marichyadi Vati containing piperine to increase the residence time of the drug in the stomach and thereby increasing bioavailability.

Keywords: piperine, Marichyadi Vati, gastroretentive drug delivery, floating tablet

Procedia PDF Downloads 423
487 The DC Behavioural Electrothermal Model of Silicon Carbide Power MOSFETs under SPICE

Authors: Lakrim Abderrazak, Tahri Driss

Abstract:

This paper presents a new behavioural electrothermal model of power Silicon Carbide (SiC) MOSFET under SPICE. This model is based on the MOS model level 1 of SPICE, in which phenomena such as Drain Leakage Current IDSS, On-State Resistance RDSon, gate Threshold voltage VGSth, the transconductance (gfs), I-V Characteristics Body diode, temperature-dependent and self-heating are included and represented using behavioural blocks ABM (Analog Behavioural Models) of Spice library. This ultimately makes this model flexible and easily can be integrated into the various Spice -based simulation softwares. The internal junction temperature of the component is calculated on the basis of the thermal model through the electric power dissipated inside and its thermal impedance in the form of the localized Foster canonical network. The model parameters are extracted from manufacturers' data (curves data sheets) using polynomial interpolation with the method of simulated annealing (S A) and weighted least squares (WLS). This model takes into account the various important phenomena within transistor. The effectiveness of the presented model has been verified by Spice simulation results and as well as by data measurement for SiC MOS transistor C2M0025120D CREE (1200V, 90A).

Keywords: SiC power MOSFET, DC electro-thermal model, ABM Spice library, SPICE modelling, behavioural model, C2M0025120D CREE.

Procedia PDF Downloads 550
486 Seismic Retrofitting of RC Buildings with Soft Storey and Floating Columns

Authors: Vinay Agrawal, Suyash Garg, Ravindra Nagar, Vinay Chandwani

Abstract:

Open ground storey with floating columns is a typical feature in the modern multistory constructions in urban India. Such features are very much undesirable in buildings built in seismically active areas. The present study proposes a feasible solution to mitigate the effects caused due to non-uniformity of stiffness and discontinuity in load path and to simultaneously hold the functional use of the open storey particularly under the floating column, through a combination of various lateral strengthening systems. An investigation is performed on an example building with nine different analytical models to bring out the importance of recognising the presence of open ground storey and floating columns. Two separate analyses on various models of the building namely, the equivalent static analysis and the response spectrum analysis as per IS: 1893-2002 were performed. Various measures such as incorporation of Chevron bracings and shear walls, strengthening the columns in the open ground storey, and their different combinations were examined. The analysis shows that, in comparison to two short ones separated by interconnecting beams, the structural walls are most effective when placed at the periphery of the buildings and used as one long structural wall. Further, it can be shown that the force transfer from floating columns becomes less horizontal when the Chevron Bracings are placed just below them, thereby reducing the shear forces in the beams on which the floating column rests.

Keywords: equivalent static analysis, floating column, open ground storey, response spectrum analysis, shear wall, stiffness irregularity

Procedia PDF Downloads 231