Reduction of Leakage Power in Digital Logic Circuits Using Stacking Technique in 45 Nanometer Regime

Authors: P.K. Sharma, B. Bhargava, S. Akashe

Abstract:

Power dissipation due to leakage current in the digital circuits is a biggest factor which is considered specially while designing nanoscale circuits. This paper is exploring the ideas of reducing leakage current in static CMOS circuits by stacking the transistors in increasing numbers. Clearly it means that the stacking of OFF transistors in large numbers result a significant reduction in power dissipation. Increase in source voltage of NMOS transistor minimizes the leakage current. Thus stacking technique makes circuit with minimum power dissipation losses due to leakage current. Also some of digital circuits such as full adder, D flip flop and 6T SRAM have been simulated in this paper, with the application of reduction technique on ‘cadence virtuoso tool’ using specter at 45nm technology with supply voltage 0.7V.

Keywords: Stack, 6T SRAM cell, low power, threshold voltage

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1335856

References:

[1] Malya Ranjan Tripathy “nano CMOS” , SRBmag-An Interdisciplinary Open Access Journal, Vol. 1,Page 19-23 ,2009.
[2] K. Roy and S. C. Prasad ”low-power CMOS vlsi circuit design,” Wiley Publishers, New York, 2000.
[3] Mark C. Johnson, Dinesh Somasekhar, Lih-Yih Chiou, Kaushik Roy “Leakage control with efficient use of transistor stacks in single threshold CMOS” IEEE Tran. VLSI Syst., vol. 10, NO. 1, Feb.2002.
[4] Siva Narendra, Shekhar Borkar, Vivek De, Dimitri Antoniadis, Anantha Chandrakasan “Scaling of stack effect and its application for leakage reduction” ISLPED, Aug.2001.
[5] M. Janaki Rani, Dr. S. Malarkkan “Leakage power optimized sequential circuits for use in nanoscale vlsi systems” IJCSE, vol. 3, NO.1, Mar 2012.
[6] Rafik S. Guindi and Farid N. Najm” Design Techniques for Gate-Leakage Reduction in CMOS Circuits” IEEE, 2003.
[7] Vijay Kumar Sharma, Surender Soni “Low Power CMOS Inverter Design at Different Technologies “International journal of applied engineering research, Dindigul, vol. 1, No. 3,2010.
[8] Walid Ibrahim, Azam Beg, Valeriu Beiu “Highly reliable and low-power full adder cell” IEEE international conference on nanotechnology, Page 500-503, aug.2011.
[9] Mariano Aguirre-Hernandez, Monico Linares-Aranda “CMOS full adders for energy-efficient arithmetic applications” IEEE Tran. vlsi syst., vol.19, No. 4, Apr.2011.
[10] Imran Ahmed Khan, Mirza Tariq Beg” Comparative analysis of low power matser slave single edge triggered flip flops” World Appl. Sci. J, Page 15-21,2012.
[11] Neeraj Kr. Shukla, R. K. Singh, Manisha Pattanaik ”Design and analysis of a novel low-power SRAM bit-cell structure at deep-sub-micron CMOS technology for mobile multimedia applications” IJACSA, Vol.2, No.5, 2011.
[12] Prashant Upadhyay,Mr. Rajesh Mehra, Niveditta Thakur ”Low power design of an SRAM cell for portable devices” ICCCT, Page 225-259,2010 .