Sharma, P. , Bhargava, B. , Akashe, S. (2013), 'Reduction of Leakage Power in Digital Logic Circuits Using Stacking Technique in 45 Nanometer Regime', World Academy of Science, Engineering and Technology, Open Science Index 73, International Journal of Electronics and Communication Engineering, 7(1), 60 - 65.