Search results for: Sunetro Ghosal
Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 2

Search results for: Sunetro Ghosal

2 Status of Herpetofauna of Trans-Himalayan Region of Ladakh, India

Authors: Dimpi A. Patel, Pankaj Raina, Ramesh Chinnasamy, Sunetro Ghosal

Abstract:

The herpetological fauna of Ladakh has been surveyed few times till 1999. In 2019, a rapid survey to document current herpetofaunal composition was undertaken in which a total of 6 species belonging to 2 orders and five families along with their altitudinal ranges were recorded. We present a revised checklist of reptiles found in Ladakh trans Himalayas based on historical records and recent field surveys. Records for erroneously reported species in literature are discussed and recommended for removal from the list from this region. For several species, new elevation range records have been recorded. This paper contributes to the present status of the richness of reptiles and amphibians in the region by documenting the composition and ecological distribution of the herpetofauna of unstudied sites. Species-specific temperature and humidity regimes were also recorded during the survey periods. Our study creates baseline information for future ecological and behavioral studies on the herpetofauna of the region by providing habitat preferences and distribution in detail.

Keywords: amphibians, distribution, diversity, reptiles, trans-Himalaya

Procedia PDF Downloads 126
1 Design and Study of a Low Power High Speed Full Adder Using GDI Multiplexer

Authors: Biswarup Mukherjee, Aniruddha Ghosal

Abstract:

In this paper, we propose a new technique for implementing a low power full adder using a set of GDI multiplexers. Full adder circuits are used comprehensively in Application Specific Integrated Circuits (ASICs). Thus it is desirable to have low power operation for the sub components. The explored method of implementation achieves a low power design for the full adder. Simulated results using state-of-art Tanner tool indicates the superior performance of the proposed technique over conventional CMOS full adder. Detailed comparison of simulated results for the conventional and present method of implementation is presented.

Keywords: low power full adder, 2-T GDI MUX, ASIC (application specific integrated circuit), 12-T FA, CMOS (complementary metal oxide semiconductor)

Procedia PDF Downloads 319