Pattern Recognition Using Feature Based Die-Map Clusteringin the Semiconductor Manufacturing Process

Authors: Seung Hwan Park, Cheng-Sool Park, Jun Seok Kim, Youngji Yoo, Daewoong An, Jun-Geol Baek

Abstract:

Depending on the big data analysis becomes important, yield prediction using data from the semiconductor process is essential. In general, yield prediction and analysis of the causes of the failure are closely related. The purpose of this study is to analyze pattern affects the final test results using a die map based clustering. Many researches have been conducted using die data from the semiconductor test process. However, analysis has limitation as the test data is less directly related to the final test results. Therefore, this study proposes a framework for analysis through clustering using more detailed data than existing die data. This study consists of three phases. In the first phase, die map is created through fail bit data in each sub-area of die. In the second phase, clustering using map data is performed. And the third stage is to find patterns that affect final test result. Finally, the proposed three steps are applied to actual industrial data and experimental results showed the potential field application.

Keywords: Die-Map Clustering, Feature Extraction, Pattern Recognition, Semiconductor Manufacturing Process.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1090793

References:

[1] An, D., Ko, H.H., Gulambar, T., Kim, J., Baek, J.G., and Kim, S.,"A Semiconductor Yields Prediction Using Stepwise Support Vector Machine”, IEEE International Symposium on Assembly and Manufacturing, December 2009.
[2] Uzsoy, R., C. Lee, and L.A. Martin-Vega, "A Review of Production Planning and Scheduling models in the Semiconductor Industry PART I: System Characteristics, Performance Evaluation and Production Planning,” IIE Transactions, Vol. 24, No. 4, pp. 47-60, 1992.
[3] Ciciani, B. and G. Jazeolla, "A Markov Chain-Based Yield Formula for VLSI Fault-Tolerant Chips," IEEE Transactions on Computer-Aided Design, Vol. 10, No.2, pp. 252-259, 1991.
[4] Kang, B.S., Lee, L.H., Shin, C.K., Yu, S.L., & Park, S.C., "Hybrid machine learning system for integrated yield management in semiconductor manufacturing," Expert Systems with Applications, Vol. 15, No. 2, pp. 123-132, August 1998.
[5] Wu, L., and Zhang, J., "Fuzzy neural network based yield prediction model for semiconductor manufacturing system”, International Journal of Production Research, Vol. 48, No. 11, pp. 3225-3243, June 2010.
[6] Jyoti, K., and Singh, S., "Data Clustering Approach to Industrial Process Monitoring, Fault Detection and Isolation”, International Journal of Computer Applications, Vol.17, No. 2, Article8, March 2011.
[7] Tao, Y., and Way, K., "Spatial defect pattern recognition on semiconductor wafers using model-based clustering and Bayesian inference”, European Journal of Operation Research, Vol. 190, No 1, pp. 228-240, October 2008.