A Very High Speed, High Resolution Current Comparator Design

Authors: Neeraj K. Chasta

Abstract:

This paper presents an idea for analog current comparison which compares input signal and reference currents with high speed and accuracy. Proposed circuit utilizes amplification properties of common gate configuration, where voltage variations of input current are amplified and a compared output voltage is developed. Cascaded inverter stages are used to generate final CMOS compatible output voltage. Power consumption of circuit can be controlled by the applied gate bias voltage. The comparator is designed and studied at 180nm CMOS process technology for a supply voltage of 3V.

Keywords: Current Mode, Comparator, High Resolution, High Speed.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1090611

References:

[1] D. A. Johns and K. Martin, Analog integrated circuit design. John Wiley & Sons, 1997.
[2] R. J. Baker, CMOS: Circuit design, layout and simulation, 2nd ed. John Wiley & Sons, 2007.
[3] B. Razavi, Design of analog CMOS integrated circuits. India: Tata McGraw Hill, 2002.
[4] F. Yuan, CMOS current-mode circuits for data communications. Springer, 2006.
[5] D. A. Freitas and K. W. Current, "CMOS current comparator circuit,” Electron. Lett., vol. 19, no. 17, pp. 695-697, August 1983.
[6] Z. Wang and W. Guggenbuhl, "CMOS current Schmitt trigger with fully adjustable hysteresis,” Electron. Lett., vol. 25, no. 6, pp. 397-398, March 1989.
[7] H. Traff, "Novel approach to high speed CMOS current comparators,” Electron. Lett., vol. 28, no. 3, pp. 310-312, January 1992.
[8] A.T.K. Tang and C. Toumazou, "High Performance CMOS current comparator,” Electron. Lett., vol. 30, no. 1, pp. 5-6, January 1994.
[9] M. Bracey and W.R. White, "Design considerations for current domain regenerative comparators,” IEEE International Conference on Advanced A-D and D-A Conversion Techniques and their Applications, July 6-8, 1994.
[10] L. Ravezzi, D. Stoppa and G.-F. Dalla Betta, "Simple high-speed CMOS current comparator," Electronics Letters, vol.33, no.22, pp.1829-1830, 23 Oct 1997.
[11] R. Fernandez, G. Cembrano, R. Castro and A. Vazquez, "A Mismatch-Insensitive High-Accuracy High-speed Continuous-Time Current Comparator in Low Voltage CMOS,” IEEE Proc. Analog and Mixed Signal IC Design, pp. 303-306, September 1997.
[12] B.M. Min and S.W. KIM, "High performance CMOS current comparator using resistive feedback network,” Electronics Letters, Vo1.34, N0.22, pp.2074-2076, 1998.
[13] L. Luh, J. Choma Jr. and J. Draper, "A High-speed High-Resolution CMOS Current Comparator,” IEEE Proc. Electronics, Circuits and Systems, vol. 1,pp. 111-116, August 1999.
[14] L. Chen, B. Shi and C. Lu, "A High Speed/Power ratio continuous time CMOS current Comparator,” IEEE Proc. Electronics, Circuits and Systems, vol. 2,pp. 883-886, December 2000.
[15] V. Kasemsuwan and S. Khucharoensin, "High Speed Low Input Impedance CMOS Current Comparator,” IEEE Trans. Fundamentals, vol. E88-A, no. 6,pp. 1549-1553, June 2005.