A Multi Cordic Architecture on FPGA Platform

Authors: Ahmed Madian, Muaz Aljarhi

Abstract:

Coordinate Rotation Digital Computer (CORDIC) is a unique digital computing unit intended for the computation of mathematical operations and functions. This paper presents A multi CORDIC processor that integrates different CORDIC architectures on a single FPGA chip and allows the user to select the CORDIC architecture to proceed with based on what he wants to calculate and his needs. Synthesis show that radix 2 CORDIC has the lowest clock delay, radix 8 CORDIC has the highest LUT usage and lowest register usage while Hybrid Radix 4 CORDIC had the highest clock delay.

Keywords: Multi, CORDIC, FPGA, Processor.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1336084

References:

[1] J. E. Volder, "The cordic trigonometric computing technique,” Electronic Computers, IRE Transactions on, vol. EC-8, no. 3, pp. 330–334, 1959.
[2] J. E. Volder, "The birth of cordic,” J. VLSI Signal Process. Syst., vol. 25, no. 2, pp. 101–105, Jun. 2000. (Online). Available: http://dx.doi.org/10.1023/A:1008110704586
[3] J. S. Walther, "A unified algorithm for elementary functions,” in Proceedings of the May 18-20, 1971, spring joint computer conference, ser. AFIPS ’71 (Spring). New York, NY, USA: ACM, 1971, pp. 379 – 385.
[4] J. S. Walther, "The story of unified cordic,” J. VLSI Signal Process. Syst., vol. 25, no. 2, pp. 107–112, Jun. 2000. (Online). Available: http://dx.doi.org/10.1023/A:1008162721424
[5] B. Lakshmi and A. S. Dhar, "Cordic architectures: a survey,” VLSI Des., vol. 2010, pp. 2:1–2:7, Jan. 2010.
[6] E. Antelo, J. Villalba, and E. L. Zapata, "A low-latency pipelined 2d and 3d cordic processors,” Computers, IEEE Transactions on, vol. 57, no. 3, pp. 404–417, 2008.
[7] M. Ercegovac and T. Lang, "Fast cosine/sine implementation using on-line coric,” in Proceedings of the 21st Asilomar Conference on Signals, Systems, and Computers, 1987.
[8] N. Takagi, T. Asada, and S. Yajima, "Redundant cordic methods with a constant scale factor for sine and cosine computation,” IEEE Trans. Comput., vol. 40, no. 9, pp. 989–995, Sep. 1991.
[9] D. Timmermann, H. Hahn, and B. J. Hosticka, "Low latency time cordic algorithms,” IEEE Trans. Comput., vol. 41, no. 8, pp. 1010–1015, Aug. 1992.
[10] J. Duprat and J. M. Muller, "The cordic algorithm: New results for fast vlsi implementation,” IEEE Trans. Comput., vol. 42, no. 2, pp. 168–178, Feb. 1993.
[11] H. Dawid and H. Meyr, "The differential cordic algorithm: Constant scale factor redundant implementation without correcting iterations,” IEEE Trans. Comput., vol. 45, no. 3, pp. 307–318, Mar. 1996. (Online), Available: http://dx.doi.org/10.1109/12.485569
[12] J. D. Bruguera, E. Antelo, and E. L. Zapata, "Design of a pipelined radix 4 cordic processor,” Parallel computing, vol. 19, no. 7, pp. 729–744,1993.
[13] E. Antelo, J. D. Bruguera, and E. L. Zapata, "Unified mixed radix 2-4 redundant cordic processor,” Computers, IEEE Transactions on, vol. 45, no. 9, pp. 1068–1073, 1996.
[14] E. Antelo, J. Villalba, J. D. Bruguera, and E. L. Zapata, "High performance rotation architectures based on the radix-4 cordic algorithm,” Computers, IEEE Transactions on, vol. 46, no. 8, pp. 855–870, 1997.
[15] L. Y. X. J. . D. Y. ”Zhou J., Dou Y., "double precision hybrid-mode floating-point fpga cordic co-processor,” in ”2008 10th IEEE International Conference on High Performance Computing and Communications”, pp. 182 – 198.
[16] R. Andraka, "A survey of cordic algorithms for fpga based computers,” in Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, ser. FPGA ’98. New York, NY, USA: ACM, 1998, pp. 191–200.
[17] Hahn, D. Timmermann, B. J. Hosticka, and B. Rix, "A unified and division-free cordic argument reduction method with unlimited convergence domain including inverse hyperbolic functions,” IEEE Trans. Comput., vol. 43, no. 11, pp. 1339–1344, Nov. 1994.
[18] P. S. Wang and E. W. Jr., "Hybrid cordic algorithms,” IEEE Transactions on Computers, vol. 46, no. 11, pp. 1202–1207, 1997.
[19] K. Bhattacharyya, R. Biswas, A. S. Dhar, and S. Banerjee, "Architectural design and fpga implementation of radix-4 cordic processor,” Microprocess. Microsyst., vol. 34, no. 2-4, pp. 96–101, Mar. 2010.
[20] J. Villalba, E. L. Zapata, E. Antelo, and J. D. Bruguera, "Radix-4 vectoring cordic algorithm and architectures,” J. VLSI Signal Process. Syst., vol. 19, no. 2, pp. 127–147, Jul. 1998.
[21] M. Kuhlmann and K. K. Parhi, "P-cordic: a precomputation based rotation cordic algorithm,” EURASIP J. Appl. Signal Process., vol. 2002, no. 1, pp. 936–943, Jan. 2002.
[22] T.-B. Juang, S.-F. Hsiao, and M.-Y. Tsai, "Para-cordic: parallel cordic rotation algorithm,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 51, no. 8, pp. 1515 – 1524, aug. 2004.
[23] H. Kebbati, J. Blonde, and F. Braun, "A new semi-flat architecture for high speed and reduced area cordic chip,” Microelectronics Journal, vol. 37, no. 2, pp. 181 – 187, 2006.
[24] B. Gisuthan and T. Srikanthan, "Pipelining flat cordic based trigonometric function generators,” Microelectronics Journal, vol. 33, pp. 77 – 89, 2002.
[25] H. N.-u.-d. BurhanKhurshid, 2Gulam Mohd Rather, "Performance comparison of non-redundant and redundant fpga based unfolded cordic architectures,” IJECT, vol. 3, no. 1, pp. 85–89, Jan. 2012.
[26] D.-M. Ross, S. Miller, M. Sima, and M. McGuire, "Exploration of sign precomputation-based cordic in reconfigurable systems,” in Signals, Systems and Computers (ASILOMAR), 2011 Conference Record of the Forty Fifth Asilomar Conference on. IEEE, 2011, pp. 2186–2191.
[27] J. Valls, M. Kuhlmann, and K. K. Parhi, "Evaluation of cordic algorithms for fpga design,” Journal of VLSI signal processing systems for signal, image and video technology, vol. 32, no. 3, pp. 207–222, 2002.
[28] S. Vadlamani and W. Mahmoud, "Comparison of cordic algorithm implementations on fpga families,” in System Theory, 2002. Proceedings of the Thirty-Fourth Southeastern Symposium on. IEEE, 2002, pp. 192–196.
[29] D. Yi, "Cordic algorithm based on fpga,” J Shanghai Univ (Engl Ed), vol. 15, no. 4, pp. 304–309, 2011.
[30] R. Bhakthavatchalu, M. Sinith, P. Nair, and K. Jismi, "A comparison of pipelined parallel and iterative cordic design on fpga,” in Industrial and Information Systems (ICIIS), 2010 International Conference on. IEEE, 2010, pp. 239–243.
[31] Y. Chandrakanth and M. Kumar, "Low latency &high precision cordic architecture using improved parallel angle recoding,” in Signal Processing, Communication, Computing and Networking Technologies (ICSCCN), 2011 International Conference on. 498–501.
[32] J. Rudagi, B. B. Srikant, and S. Subbaraman, "Performance analysisof radix 4 cordic processor in rotation mode with parallel scalefactor computation,” International Journal of Emerging Technology and Advanced Engineering, vol. 2, no. 7, pp. 507–510, 2012.
[33] D. Timmermann and I. Sundsbo, "Area and latency efficient cordic architectures,” in Circuits and Systems, 1992. ISCAS ’92. Proceedings, 1992 IEEE International Symposium on, vol. 3, 1992, pp. 1093–1096.