Discrete-time Phase and Delay Locked Loops Analyses in Tracking Mode

Authors: Jiri Sebesta

Abstract:

Phase locked loops (PLL) and delay locked loops (DLL) play an important role in establishing coherent references (phase of carrier and symbol timing) in digital communication systems. Fully digital receiver including digital carrier synchronizer and symbol timing synchronizer fulfils the conditions for universal multi-mode communication receiver with option of symbol rate setting over several digit places and long-term stability of requirement parameters. Afterwards it is necessary to realize PLL and DLL in synchronizer in digital form and to approach to these subsystems as a discrete representation of analog template. Analysis of discrete phase locked loop (DPLL) or discrete delay locked loop (DDLL) and technique to determine their characteristics based on analog (continuous-time) template is performed in this posed paper. There are derived transmission response and error function for 1st order discrete locked loop and resulting equations and graphical representations for 2nd order one. It is shown that the spectrum translation due to sampling takes effect at frequency characteristics computing for specific values of loop parameters.

Keywords: Carrier synchronization, coherent demodulation, software defined receiver, symbol timing.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1060405

References:

[1] H. L. Van Trees, Detection, estimation, and modulation theory II. Nonlinear Modulation Theory. John Wiley & Sons, 2003.
[2] X. Chi, "Carrier Recovery Using a Second Order Costas Loop," DSP Implementation of Communication Systems ECPE 4654 Experiment 5, April 2002.
[3] P. Chen, J. Henkelman, "Design Considerations for Digital Phase- Locked Tracking Loops Used in a Digital Receiver," Application sheet AN-313, Intersil Cororation, 1999.
[4] A. Mileant, S. Million, S. Hinedi, U. Cheng, "The Performance of the All-Digital Data Transition Tracking Loop Using Nonlinear Analysis," IEEE Transactions on Communications, vol. 43, no. 2-4, pp. 1202 - 1214, Feb.-Apr. 1995.
[5] A. Blanchard, Phase-Locked Loops: Application to Coherent Receiver Design. John Wiley & Sons, 1976.
[6] G. Skiller, D. Huang, "The Stationary Phase Error Distribution of a Digital Phase-Locked Loop," IEEE Transactions on Communications, vol. 48, no. 6, pp. 925 - 927, Jun. 2000.
[7] O. Yaniv, D. Raphaeli, "Near-Optimal PLL Design for Decision- Feedback Carrier and Timing Recovery," IEEE Transactions on Communications, vol. 49, no. 9, pp. 1669 - 1678, Sep. 2001.
[8] A. Patapoulitan, "On Phase-Locked Loops and Kalman Filters," IEEE Transactions on Communications, vol. 47, no. 5, pp. 670 - 672, May 1999.