A Software-Supported Methodology for Designing General-Purpose Interconnection Networks for Reconfigurable Architectures

Authors: Kostas Siozios, Dimitrios Soudris, Antonios Thanailakis

Abstract:

Modern applications realized onto FPGAs exhibit high connectivity demands. Throughout this paper we study the routing constraints of Virtex devices and we propose a systematic methodology for designing a novel general-purpose interconnection network targeting to reconfigurable architectures. This network consists of multiple segment wires and SB patterns, appropriately selected and assigned across the device. The goal of our proposed methodology is to maximize the hardware utilization of fabricated routing resources. The derived interconnection scheme is integrated on a Virtex style FPGA. This device is characterized both for its high-performance, as well as for its low-energy requirements. Due to this, the design criterion that guides our architecture selections was the minimal Energy×Delay Product (EDP). The methodology is fully-supported by three new software tools, which belong to MEANDER Design Framework. Using a typical set of MCNC benchmarks, extensive comparison study in terms of several critical parameters proves the effectiveness of the derived interconnection network. More specifically, we achieve average Energy×Delay Product reduction by 63%, performance increase by 26%, reduction in leakage power by 21%, reduction in total energy consumption by 11%, at the expense of increase of channel width by 20%.

Keywords: Design Methodology, FPGA, Interconnection, Low-Energy, High-Performance, CAD tool.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1056440

References:

[1] G. Varghese, J.M. Rabaey, "Low-Energy FPGAs - Architecture and Design", Kluwer Academic Publishers, 2001
[2] K. Siozios, K. Tatas, G. Koutroumpezis, D. Soudris and A. Thanailakis, "An Integrated Framework for Architecture Level Exploration of Reconfigurable Platform", in Proceedings of 15th International Conference on Field Programmable Logic and Applications (FPL), pp 658-661, Aug. 26-28, 2005, Tampere, Finland
[3] S. Yang, "Logic Synthesis and Optimization Benchmarks, Version 3.0", Tech.Report, Microelectronics Centre of North Carolina, 1991
[4] K. Leijten-Nowak and Jef. L. van Meerbergen, "An FPGA Architecture with Enhanced Datapath Functionality", in Proceedings of International Symposium on Field Programmable Gate Arrays (FPGA), pp. 195-204, Feb. 2003, California, USA
[5] V. Betz, J. Rose and A. Marquardt, "Architecture and CAD for Deep- Submicron FPGAs", Kluwer Academic Publishers, 1999
[6] MEANDER Design Framework, available for on-line execution through the http://vlsi.ee.duth.gr/amdrel
[7] K. Poon, A. Yan, S. Wilton, "A Flexible Power Model for FPGAs", in Proceedings of 15th International Conference on Field Programmable Logic and Applications (FPL), pp.312-321, 2002
[8] A. Dehon, "Balancing interconnect and computation in a reconfigurable computing array (or, why you don-t really want 100% LUT utilization), in Proceedings of International Symposium on Field Programmable Gate Arrays (FPGA), pp. 69-78, 1999
[9] K. Siozios, et al, "A Novel FPGA Architecture and an Integrated Framework of CAD Tools for Implementing Applications", in IEICE Transactions on Information and Systems, vol. E88-D, No. 7 July 2005, pp. 1369-1380
[10] http://www.xilinx.com
[11] http://www.altera.com
[12] Guy Lemieux and David Lewis, "Design of Interconnection Networks for Programmable Logic", Kluwer Academic Publishers, 2004
[13] Lerong Cheng, Phoebe Wong, Fei Li, Yan Lin, and Lei He, "Device and Architecture Co-Optimization for FPGA Power Reduction", in Proceedings of Design Automation Conference (DAC), pp. 915-920, June 13-17, 2005, California, USA
[14] Deliverable Report D9: "Survey of existing fine-grain reconfigurable hardware platforms", AMDREL project, available at http://vlsi.ee.duth.gr/amdrel/pdf/d9_final.pdf
[15] Satish Sivaswamy, Gang Wang, Cristinel Ababei, Kia Bazargan, Ryan Kastner and Elaheh Bozorgzadeh, "HARP: Hard-wired Routing Pattern FPGAS", International Symposium on Field Programmable Gate Arrays (FPGA), February 2005
[16] Rohini Krishnan, Jose Pineda de Gyvez, Martijn.T.Bennebroek, "Low Energy FPGA Interconnect Design", In Proceedings of the International Conference GLSVLSI, April 26.28, 2004, Boston, Massachusetts, USA
[17] L. Shang, A. Kaviani and K. Bathala, "Dynamic power consumption in the Virtex-II FPGA family", in Proceedings of International Symposium on Field Programmable Gate Arrays (FPGA), pp. 157-164, 2002
[18] UCLA VLSI CAD Lab (available at ballade.cs.ucla.edu/vlsi.htm)
[19] K. Siozios, D. Soudris and A. Thanailakis, "A Novel Methodology for Designing High-Performance and Low-Power FPGA Interconnection Targeting DSP Applications", in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Kos, Greece
[20] F. Li, Y. Lin and L. He, "Vdd Programmability to Reduce FPGA Interconnect Power", IEEE/ACM International Conference on Computer-Aided Design, pp. 760-765, Nov. 2004, San Jose
[21] Varghese George, Hui Zhang, Jan Rabaey, "The Design of a Low Energy FPGA", in Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED), pp. 183-193, Aug. 1999
[22] F. B. Zahiri, "Structured ASICs: Opportunities and Challenges", In Proceedings of International Conference on Computer Design, pp. 404- 409, 2003