Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 30127
Dynamic Variation in Nano-Scale CMOS SRAM Cells Due to LF/RTS Noise and Threshold Voltage

Authors: M. Fadlallah, G. Ghibaudo, C. G. Theodorou

Abstract:

The dynamic variation in memory devices such as the Static Random Access Memory can give errors in read or write operations. In this paper, the effect of low-frequency and random telegraph noise on the dynamic variation of one SRAM cell is detailed. The effect on circuit noise, speed, and length of time of processing is examined, using the Supply Read Retention Voltage and the Read Static Noise Margin. New test run methods are also developed. The obtained results simulation shows the importance of noise caused by dynamic variation, and the impact of Random Telegraph noise on SRAM variability is examined by evaluating the statistical distributions of Random Telegraph noise amplitude in the pull-up, pull-down. The threshold voltage mismatch between neighboring cell transistors due to intrinsic fluctuations typically contributes to larger reductions in static noise margin. Also the contribution of each of the SRAM transistor to total dynamic variation has been identified.

Keywords: Low-frequency noise, Random Telegraph Noise, Dynamic Variation, SRRV.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1317382

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 298

References:


[1] Greene et al., “High Performance 32nm SOI CMOS with High-k/Metal Gate and 0.149μm2 SRAM and Ultra Low-k Back End with Eleven Levels of Copper,” Proc. of Symposium on VLSI Technology, p. 140, 2009.
[2] F. Andrieu et al., “Low leakage and low variability ultra-thin body and buried oxide (UT2B) SOI Technology for 20nm low power CMOS and beyond,” 2010 Symposium on VLSI Technology Digest of Technical Papers, pp.57-58.
[3] W. Zhang, J. G. Fossum, L. Mathew and Y. Du, "Physical insights regarding design and performance of independent-gate FinFETs," Electron Devices, IEEE Transactions on, vol. 52, no. 10, pp. 2198-2206, 2005.
[4] Z. Guo, et al., “Large-scale SRAM variability characterization in 45 nm CMOS,” IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3174–3192, Nov. 2009.
[5] L. McWorther, Semiconductor surface physics, University of Pennsylvania Press, 1957.
[6] K. K. Hung et al., “Random Telegraph Noise of Deep-Submicrometer MOSFET’s,” Electron Device Letters. Electron Device Letters, Vol. 11, No. 2, pp. 90-92, 1990.
[7] G. Ghibaudo et al. “Electrical noise and RTS fluctuations in advanced CMOS devices, Microelectronics Reliability, 42, p. 573-582, 2002.
[8] Ming-Horn et al., “Impact of Device Scaling on the Current Fluctuations in MOSFET’s,” Electron Devices, IEEE Transactions on, vol. 41, no. 11, pp. 2061-2068, 1994.
[9] Y. Tsukamoto, S. O. et al., “Analysis of the relationship between random telegraph signal and negative bias temperature instability,” in Proc. IEEE Intl. Reliability Phys. Symp., May 2013, pp. 1117–1121.
[10] K. Takeuchi, et al., “Direct Observation of RTN-induced SRAM Failure by Accelerated Testing and Its Application to Product Reliability Assessment,” IEEE Proc. of Symposium on VLSI Technology, p. 189, 2016.
[11] M. Luo et al., Impacts of Random Telegraph Noise (RTN) on Digital Circuits, IEEE Transactions on, vol. 62, no. 6, pp. 1725-1732, 2015.
[12] A. Subirats et al., “Impact of dynamic variability on SRAM functionality and performance in nano-scaled CMOS technologies,” in Proc. IEEE Intl. Reliability Phys. Symp., April 2013, pp. 4A.6.1 - 4A.6.5.