Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 30685
A Low-Area Fully-Reconfigurable Hardware Design of Fast Fourier Transform System for 3GPP-LTE Standard

Authors: Xin-Yu Shih, Yue-Qu Liu, Hong-Ru Chou


This paper presents a low-area and fully-reconfigurable Fast Fourier Transform (FFT) hardware design for 3GPP-LTE communication standard. It can fully support 32 different FFT sizes, up to 2048 FFT points. Besides, a special processing element is developed for making reconfigurable computing characteristics possible, while first-in first-out (FIFO) scheduling scheme design technique is proposed for hardware-friendly FIFO resource arranging. In a synthesis chip realization via TSMC 40 nm CMOS technology, the hardware circuit only occupies core area of 0.2325 mm2 and dissipates 233.5 mW at maximal operating frequency of 250 MHz.

Keywords: Reconfigurable, fast fourier transform, single-path delay feedback

Digital Object Identifier (DOI):

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 491


[1] S. He, and M. Torkelson, "A new approach to pipeline FFT processor," in Parallel Processing Symposium, 1996., Proceedings of IPPS'96, The 10th International, apr 1996, pp. 766 -770.
[2] Z. Qian and M. Margala, "Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, pp. 3008-3012, 2016.
[3] E. E. Swartzlander, W. K. Young, and S. J. Joseph, "A radix 4 delay commutator for fast Fourier transform processor implementation," IEEE Journal of solid-state circuits, vol. 19, pp. 702-709, 1984.
[4] Y.-W. Lin, H.-Y. Liu, and C.-Y. Lee, "A dynamic scaling FFT processor for DVB-T applications," IEEE Journal of Solid-State Circuits, vol. 39, pp. 2005-2013, 2004.
[5] N. H. Cuong, N. T. Lam, and N. D. Minh, "Multiplier-less based architecture for variable-length FFT hardware implementation," in Communications and Electronics (ICCE), 2012 Fourth International Conference on, 2012, pp. 489-494.
[6] D.-s. Kim and S.-y. Lee, "Dual input radix 23 SDF IFFT/FFT processor for wireless multi-channel real sound speakers using time division duplex scheme," IEEE Transactions on Consumer Electronics, vol. 55, pp. 2323-2328, 2009.
[7] M. Shin and H. Lee, "A high-speed four-parallel radix-24 FFT/IFFT processor for UWB applications," in 2008 IEEE International Symposium on Circuits and Systems, 2008, pp. 960-963.
[8] M. Garrido, J. Grajal, M. Sánchez, and O. Gustafsson, "Pipelined radix-2(k) feedforward FFT architectures," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, pp. 23-32, 2013.
[9] A. Karlsson, J. Sohl, and D. Liu, "Cost-efficient mapping of 3-and 5-point DFTs to general baseband processors," in 2015 IEEE International Conference on Digital Signal Processing (DSP), 2015, pp. 780-784.
[10] Y. Suzuki, T. Sone, and K. Kido, "A new FFT algorithm of radix 3, 6, and 12," IEEE transactions on acoustics, speech, and signal processing, vol. 34, pp. 380-383, 1986.
[11] W. Zheng and K. Li, "Split radix algorithm for 6m length DFT," IEEE signal processing Letters, vol. 20, pp. 713-716, 2013.
[12] J. Chen, J. Hu, S. Lee, and G. E. Sobelman, "Hardware efficient mixed Radix-25/16/9 FFT for LTE systems," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, pp. 221-229, 2015.