Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 30127
A High Time Resolution Digital Pulse Width Modulator Based on Field Programmable Gate Array’s Phase Locked Loop Megafunction

Authors: Jun Wang, Tingcun Wei

Abstract:

The digital pulse width modulator (DPWM) is the crucial building block for digitally-controlled DC-DC switching converter, which converts the digital duty ratio signal into its analog counterpart to control the power MOSFET transistors on or off. With the increase of switching frequency of digitally-controlled DC-DC converter, the DPWM with higher time resolution is required. In this paper, a 15-bits DPWM with three-level hybrid structure is presented; the first level is composed of a7-bits counter and a comparator, the second one is a 5-bits delay line, and the third one is a 3-bits digital dither. The presented DPWM is designed and implemented using the PLL megafunction of FPGA (Field Programmable Gate Arrays), and the required frequency of clock signal is 128 times of switching frequency. The simulation results show that, for the switching frequency of 2 MHz, a DPWM which has the time resolution of 15 ps is achieved using a maximum clock frequency of 256MHz. The designed DPWM in this paper is especially useful for high-frequency digitally-controlled DC-DC switching converters.

Keywords: DPWM, PLL megafunction, FPGA, time resolution, digitally-controlled DC-DC switching converter.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1127464

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 777

References:


[1] A. V. Peterchev and S. R. Sanders, “Quantization resolution and limit cycling in digitally controlled PWM converters,” IEEE Trans. Power Electron., vol. 18, no. 1, pp. 301–308, Jan. 2003.
[2] H. Peng, A. Prodic, E. Alarcon, and D. Maksimovic, “Modeling of quantization effects in digitally controlled DC–DC converters,” IEEE Trans. Power Electron., vol. 22, no. 1, pp. 208–215, Jan. 2007.
[3] Angel de Castro, Member, IEEE, and Elias Todorovich, “High Resolution FPGA DPWM Based on Variable Clock Phase Shifting” IEEE Trans. Power Electron., vol. 25, no. 5, pp. 1115–1119, MAY. 2010.
[4] W. Gu-Yeon, M. Horowitz, “A low power switching power supply for self-clocked systems,” International Symposium on Low Power Electronics and Design, pp.313-317, Aug. 1996.
[5] A. P. Dancy and A. P. Chandrakasan, “Ultra low power control circuits for PWM converters,” in Proc. IEEE PESC Conf., 1997, pp.21-27.
[6] A. Syed, E. Ahmed, D. Maksimovic, and E. Alarcon, “Digital Pulse Width Modulator Architectures,” in Proc. IEEE PESC Conf., 2004, pp.4689-5695.
[7] Angel V. Peterchev, Student Member, IEEE, and Seth R. Sanders, Member, IEEE “Quantization Resolution and Limit Cycling in Digitally Controlled PWM Converters,”, IEEE Transactions on Power Electronics, vol. 18, no. 1, January 2003, pp.301-308.
[8] J. Zhang and S. R. Sanders, “A digital multi-mode multi-phase IC controller for voltage regulator application,” in Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC), Anaheim, CA, Feb. 2007, pp. 719–726.
[9] Z. Lukic, C. Blake, S. C. Huerta, and A. Prodic, “Universal and fault tolerant multiphase digital PWM controller IC for high-frequency DC–DC converters,” in Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC), Anaheim, CA, Feb. 2007, pp. 42–47.
[10] A. Kelly and K. Rinne, “High resolution DPWM in a DC–DC converter application using digital Sigma-Delta techniques,” in Proc. IEEE Power Electron. Spec. Conf. (PESC), Recife, Brazil, Jun. 2005, vol. 6, pp. 1458–1463.
[11] J. Li, Y. Qiu, Y. Sun, B. Huang, M. Xu, D. S. Ha, and F. C. Lee, “High resolution digital duty cycle modulation schemes for voltage regulators,” in Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC), Anaheim, CA, Feb. 2007, pp. 871–876.
[12] Benjamin J. Patella, Aleksandar Prodic, “High-Frequency Digital PWM Controller IC for DC-DC Converters,” in IEEE Trans. Power Electron., vol. 18, no. 1, pp.438–446, Jan. 2003.
[13] Asif Syed, Ershad Ahmed and Dragan Maksimovic, “Digital Pulse Width Modulator Architectures,”2004 35th IEEE Power Electronics Specialists Conference, pp.4689-4695.