Search results for: BVLC

Authors: Ick Hoon Jang, Hoon Jae Lee, Dae Hoon Kwon, Ui Young Pak

Abstract:

In this paper, we propose a texture feature-based language identification using wavelet-domain BDIP (block difference of inverse probabilities) and BVLC (block variance of local correlation coefficients) features and FFT (fast Fourier transform) feature. In the proposed method, wavelet subbands are first obtained by wavelet transform from a test image and denoised by Donoho-s soft-thresholding. BDIP and BVLC operators are next applied to the wavelet subbands. FFT blocks are also obtained by 2D (twodimensional) FFT from the blocks into which the test image is partitioned. Some significant FFT coefficients in each block are selected and magnitude operator is applied to them. Moments for each subband of BDIP and BVLC and for each magnitude of significant FFT coefficients are then computed and fused into a feature vector. In classification, a stabilized Bayesian classifier, which adopts variance thresholding, searches the training feature vector most similar to the test feature vector. Experimental results show that the proposed method with the three operations yields excellent language identification even with rather low feature dimension.

Keywords: BDIP, BVLC, FFT, language identification, texture feature, wavelet transform.

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 2149

Authors: Narendra Kumar, Sanjiv Kumar

Abstract:

Static VAR System (SVS) is a kind of FACTS device which is used in power system primarily for the purpose of voltage and reactive power control. In this paper presents a systematic approach for designing SVS supplementary controller, which is used to improve the damping of power system oscillation. The combined bus voltage and line current (CBVLC) supplementary controller has been developed and incorporated in the SVS control system located at the middle of the series compensated long transmission line. Damping of torsional stresses due to subsynchronous resonance resulting from series capacitive compensation using CBVLC is investigated in this paper. Simulation results are carried out with MATLAB/Simulink on the IEEE first benchmark model (FBM). The simulation results show that the oscillations are satisfactorily damped out by the SVS supplementary controller. Time domain simulation is performed on power system and the results demonstrate the effectiveness of the proposed controller.

Keywords: Bus voltage and line current (BVLC), series compensation, sub synchronous resonance (SSR), supplementary controller, eigenvalue investigation.

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 1848