A Novel Multiple Valued Logic OHRNS Modulo rn Adder Circuit

Authors: Mehdi Hosseinzadeh, Somayyeh Jafarali Jassbi, Keivan Navi

Abstract:

Residue Number System (RNS) is a modular representation and is proved to be an instrumental tool in many digital signal processing (DSP) applications which require high-speed computations. RNS is an integer and non weighted number system; it can support parallel, carry-free, high-speed and low power arithmetic. A very interesting correspondence exists between the concepts of Multiple Valued Logic (MVL) and Residue Number Arithmetic. If the number of levels used to represent MVL signals is chosen to be consistent with the moduli which create the finite rings in the RNS, MVL becomes a very natural representation for the RNS. There are two concerns related to the application of this Number System: reaching the most possible speed and the largest dynamic range. There is a conflict when one wants to resolve both these problem. That is augmenting the dynamic range results in reducing the speed in the same time. For achieving the most performance a method is considere named “One-Hot Residue Number System" in this implementation the propagation is only equal to one transistor delay. The problem with this method is the huge increase in the number of transistors they are increased in order m² . In real application this is practically impossible. In this paper combining the Multiple Valued Logic and One-Hot Residue Number System we represent a new method to resolve both of these two problems. In this paper we represent a novel design of an OHRNS-based adder circuit. This circuit is useable for Multiple Valued Logic moduli, in comparison to other RNS design; this circuit has considerably improved the number of transistors and power consumption.

Keywords: Computer Arithmetic, Residue Number System, Multiple Valued Logic, One-Hot, VLSI.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1071017

References:

[1] H. Garner, "The Residue Number System," IEEE Transactions Electronic Computer, Vol. 8, pp.140-147, 1959.
[2] N. Szabo and R. Tanaka, Residue arithmetic and its applications to computer technology, (New York, McGraw-Hill, 1967).
[3] R. Conway and J. Nelson, "Improved RNS FIR Filter Architectures," IEEE Transactions on Circuits and Systems II, Vol. 51, No. 1, pp. 26-28, 2004.
[4] P. G. Fernandez, et al., "A RNS-Based Matrix-Vector-Multiply FCT Architecture for DCT Computation," Proc. 43rd IEEE Midwest Symposium on Circuits and Systems, pp. 350-353, 2000.
[5] A. D. Re, A. Nannareli and M. Re, "A Tools for Arithmetic Generation of RTL-Level VHDL Description of RNS FIR Filters," IEEE Proceeding of the Design, Automation and Test in Europe Conference and Exhibition, pp. 686-687, 2004.
[6] W. L. Freking and K. K. Parhi, "Low-power FIR digital filters using residue arithmetic," 31st Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, USA, Vol. 1, pp. 739-43. 1997.
[7] F. Taylor, "A Single Modulus ALU for Signal Processing," IEEE Transactions on Acoustics, Speech, Signal Processing, Vol. 33, pp. 1302-1315, 1985.
[8] S. Yen, S. Kim, S. Lim and S. Moon, "RSA Speedup with Chinese Remainder Theorem Immune against Hardware Fault Cryptanalysis," IEEE Transactions On Computers, Vol. XX, No. Y, pp. 461-472, 2003.
[9] J. Ramirez, et al., "Fast RNS FPL-Based Communications Receiver Design and Implementation," Proc. 12th Int-l Conf. Field Programmable Logic, pp. 472-481, 2002.
[10] M. Hosseinzadeh, K. Navi and S. Gorgin, "A New Moduli Set for RNS:{rn−2,rn−1,rn}," International Conference on Electrical Engineering 2007, Apr. 11-12, 2007.
[11] M. Abdallah and A. Skavantzos, "On Multi Moduli Residue Number Systems with Moduli of Forms(ra,rb−1,rc+1)," IEEE Transactions Circuits System I: Regular Paper, Vol. 52, No. 7, Jul. 2005.
[12] I. Kouretus and V Puliourus, "High-Radix Redundant Circuits for Modulo rn−1,rn or rn +1," Proceedings of the 2003 International Symposium on Circuits and Systems, Vol 5, 2003.
[13] A. Chren, Jr., "One-Hot Residue Coding for Low Delay-Power Product CMOS Design," IEEE Transactions On Circuits And Systems II: Analog And Digital Signal Processing, Vol. 45, No. 3, Mar. 1998.
[14] S. L. Hurst, "Multiple-Valued Logic - Its status and its future," IEEE Transaction on Computers, pp. 1160-1179, 1984.
[15] A. F. Gonzalez, and P. Mazumdar, Redundant Arithmetic, "Algorithms and Implementations," Integration: The VLSI Journal, Vol. 30, No. 1, pp. 13-53, 2000.
[16] M. Hosseinzadeh, K. Navi and S. Timarchi, "Design Residue Number System Circuits in Current mode," 14th Iranian Conference of Electrical Engineering, 2006.
[17] M. Hosseinzadeh, K. Navi and S. Timarchi, "New Design of 4-3 Compressor," 11th International CSI Computer Conference of Iran, 2006.
[18] S. Hanzawa, T. Sakata, K. Kajigaya, R. Takemura, and T. Kawahara, "A Large-Scale and Low-Power CAM Architecture Featuring a One-Hot- Spot Block Code for IP-Address Lookup in a Network Router," IEEE Journal of Solid-State Circuits, Vol. 40, No. 4, Apr. 2005.
[19] W. A. Chren., "Delta-Sigma Modulator with Large OSR Using the One- Hot Residue Number System," IEEE Transactions on Circuits and SystemsÔÇöII: Analog and Digital Signal Processing, Vol. 46, No. 8, Aug. 1999.