Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 30184
Program Memories Error Detection and Correction On-Board Earth Observation Satellites

Authors: Y. Bentoutou

Abstract:

Memory Errors Detection and Correction aim to secure the transaction of data between the central processing unit of a satellite onboard computer and its local memory. In this paper, the application of a double-bit error detection and correction method is described and implemented in Field Programmable Gate Array (FPGA) technology. The performance of the proposed EDAC method is measured and compared with two different EDAC devices, using the same FPGA technology. Statistical analysis of single-event upset (SEU) and multiple-bit upset (MBU) activity in commercial memories onboard the first Algerian microsatellite Alsat-1 is given.

Keywords: Error Detection and Correction, On-board computer, small satellite missions.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1332742

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 1852

References:


[1] A. Wicks, A. da Silva-Curiel, J. Ward, and M. Fouquet, "Advancing Small Satellite Earth Observation: Operational Spacecraft, Planned Missions and Future Concepts", Proceedings of the 14th Annual AIAA/USU Conference on Small Satellites, Logan, UT, Aug. 21-24, 2000, SSC00-I-8.
[2] M. Bekhti, M. Sweeting, and W. Sun, "Alsat-1: The first step into space for Algeria", Proceedings of the 53 rd IAC and World Space Congress, Houston, Texas, 2002, pp. 10-19.
[3] Y. Bentoutou, "A Real Time Low Complexity Codec for use in Low Earth Orbit Small Satellite Missions", IEEE Transactions on Nuclear Science, vol. 53, no. 3, part 1, pp. 1022-1027, 2006.
[4] Y. Bentoutou, "Efficient Memory Error Coding for Space Computer Applications". In Proceedings of the 2nd IEEE International Conference on Information & Communication Technologies: From Theory To Applications, 24-28, April 2006, Damascus, Syria. Vol. 2, Pages: 2347- 2352.
[5] M.S. Hodgart and H. Tiggeler, "A (16,8) Error Correcting Code (t=2) for Critical Memory Applications", Proceedings of Data Systems In Aerospace ÔÇÿDASIA2000-, Montreal, Canada, 22-26 May 2000.
[6] Y. Bentoutou, M. Djaifri, "Observations of Single-Event Upsets and Multiple-Bit Upsets in Random Access Memories On-Board the Algerian Satellite". 2008 IEEE Nuclear Science Symposium Conference Record, Edited by Paul Sellin, pp. 2568-2570, October 2008.
[7] C.I. Underwood and R. Ecoffet, "Observations of Single-Event Upset and Multiple-Bit Upset in Non-Hardened High-Density SRAMs in the TOPEX/Poseidon Orbit", IEEE/NSREC Conference, Snowbird, Utah, USA, Jul, 1993.
[8] R.L. Townsend and E.J. Weldon, "Self-orthogonal quasicyclic codes", IEEE Trans. Inform. Theory, April 1967, vol. IT-13, no. 2, pp. 183-195.