Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 30172
Digital Filter for Cochlear Implant Implemented on a Field- Programmable Gate Array

Authors: Rekha V. Dundur , M.V.Latte, S.Y. Kulkarni, M.K.Venkatesha

Abstract:

The advent of multi-million gate Field Programmable Gate Arrays (FPGAs) with hardware support for multiplication opens an opportunity to recreate a significant portion of the front end of a human cochlea using this technology. In this paper we describe the implementation of the cochlear filter and show that it is entirely suited to a single device XC3S500 FPGA implementation .The filter gave a good fit to real time data with efficiency of hardware usage.

Keywords: Cochlea, FPGA, IIR (Infinite Impulse Response), Multiplier.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1060149

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 1968

References:


[1] "Digital Signal Processing using FPGA" T. Brich ,K. Novaceak, Ahmab Khateb, Electronics Technology, 2006. ISSE 06. 29th International Spring Seminar , Issue I, 10-14 May 2006 Page(s):322 - 324.
[2] "Introduction to cochlear implants" Philipos C. Loizou, IEEE Signal Processing Magazine,Page(s):101-130 September 1998.
[3] "A cochlear filter implemented with a field-programmable gate array" Mishra, A.; Hubbard, A.E.; Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions Volume 49, Issue 1, Jan. 2002 Page(s):54 - 60.
[4] "A time-domain digital cochlear model" Kates, J.M.;Signal Processing, IEEE Transactions on Volume 39, Issue 12, Dec. 1991 Page(s):2573 - 2592.
[5] "Cochlear modeling using a general purpose digital signal processor" Ahn, S.-G.; Westerkamp, J.J.;Aerospace and Electronics Conference, 1990. NAECON 1990. Proceedings of the IEEE 1990 National 21-25 May 1990 Page(s):57 - 63 vol.1.
[6] "A traveling wave amplifier model of the cochlea" A.Hubbard ,Science vol.259,pp 68-71,1993.