Noise Optimization Techniques for 1V 1GHz CMOS Low-Noise Amplifiers Design

Authors: M. Zamin Khan, Yanjie Wang, R. Raut

Abstract:

A 1V, 1GHz low noise amplifier (LNA) has been designed and simulated using Spectre simulator in a standard TSMC 0.18um CMOS technology.With low power and noise optimization techniques, the amplifier provides a gain of 24 dB, a noise figure of only 1.2 dB, power dissipation of 14 mW from a 1 V power supply.

Keywords:

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1059347

References:

[1] Khaled Sharaf, "2-V,1-GHz Inductorless LNAs with 2-3dB NF" , IEEE Midwest symp.on Circuit and Systems,,Lansing MI,Aug8-11,2000. proc. ISCAS, Geneva, Switzerland, May 2000, V-714,,717..
[2] Derek K .Shaeffer & Thomas H .Lee "A 1.5 V, 1.5 GHz CMOS Low Noise Amplifier" IEEE Journal of solid-State Circuit,V.32,No.5 May1997.
[3] Jung-Suk Goo ,Hee-Tae Ahn,Donald J.Ladwig,Zhiping Yu,Thomas H Lee,and Robert W. Dutton,, "A Noise Optimization technique for Integrated Low-Noise Amplifiers" IEEE Journal of Solid State Circuit, V.37,No.8,Aug 2002..
[4] Thomas H. Lee,"The Design of CMOS Radio-Frequency Integrated Circuit", Cambridge University Press,PP276-277.1998
[5] Francesco Gatta,Enrico Sacchi,Francesco Svelto,Paolo Vilmercati and Rinaldo Castello."A 2-dB Noise Figure 900-MHz Differntial Cmos LNA"IEEE Journal of Solid-State Circuit,V-36,No10,Oct 2001.
[6] J. Janssens,J .Crols,M .Steyaert,a 10mW Inductorless,Broadband CMOS LNA for 900 MHz Wireless Communication,proc.CICC,PP75-78,May 1998.
[7] C. Wu and S.Hsiao,The design of a3 v 900 MHz CMOS Bandpass amplifier, IEEE Journal of Solid-State Circuit,Vol.32,pp.159-167,Feb1997.
[8] A Rogougaran J.Chang,M Rofougaran,A Abidi,A 1 GHz CMOS Rf Frontend IC for a Direct conversion wireless Transceiver,IEEE Journal of Solid- State Circuits,Vol. 31,pp.880-889,July 1996.