Design and Implementation of Reed Solomon Encoder on FPGA

Authors: Amandeep Singh, Mandeep Kaur

Abstract:

Error correcting codes are used for detection and correction of errors in digital communication system. Error correcting coding is based on appending of redundancy to the information message according to a prescribed algorithm. Reed Solomon codes are part of channel coding and withstand the effect of noise, interference and fading. Galois field arithmetic is used for encoding and decoding reed Solomon codes. Galois field multipliers and linear feedback shift registers are used for encoding the information data block. The design of Reed Solomon encoder is complex because of use of LFSR and Galois field arithmetic. The purpose of this paper is to design and implement Reed Solomon (255, 239) encoder with optimized and lesser number of Galois Field multipliers. Symmetric generator polynomial is used to reduce the number of GF multipliers. To increase the capability toward error correction, convolution interleaving will be used with RS encoder. The Design will be implemented on Xilinx FPGA Spartan II.

Keywords: Galois Field, Generator polynomial, LFSR, Reed Solomon.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1335826

References:

[1] I.S. Reed and G. Solomon, “polynomial Codes over Certain Finite Fields”, SIAM Journal of Applied Mathematics, Volume 8, 1960, pp.300-304.
[2] E. R. Berlekamp, "Better Reed-Solomon encoders," presented at California Inst. of Technol., Elec. Eng. Seminar, Pasadena, CA, Dec. 12. 1979.
[3] GeQun, Mao Junfa, and RongMengtian, “A VLSI Implementation of A Low Complexity Reed-Solomon Encoder and Decoder For CDPD”, ASIC 2001. Proceedings 4th international conference, 2001, pp. 435-439.
[4] J. Jittawutipoka and J. Ngarmnil, “Low complexity reed solomon encoder using Globally optimized finite field multipliers”, IEEE region 10 conference, vol. 4, Nov. 2004, pp. 423-426.
[5] Amandeep Singh and Mandeepkaur, “Study of Reed Solomon Encoder”, International Journal of Innovative Research in Computer and Communication Engineering Vol. 1, Issue 2, April 2013
[6] Petrus Mursanto, “Generic Reed Solomon encoder”, Makara, Sains, Vol. 10, No. 2, Nov. 2006, pp. 58-62.
[7] Priyanka Dayal and Rajeev Kumar Patial, “FPGA Implementation of Reed-Solomon Encoder and Decoder for Wireless Network 802.16”, International Journal of Computer Applications, Volume 68– No.16, April 2013,pp. 42-45
[8] Lionel Biard, Dominique Noguet, “Reed-Solomon Codes for Low Power Communications”, Journal of Communications, Vol. 3, No. 2, April 2008, pp. 13-21.