Battery Operation Time Enhancement Based On Alternating Battery Cell Discharge

Authors: Jong-Bae Lee, Seongsoo Lee

Abstract:

This paper proposes an alternating discharge method of multiple battery cells to extend battery operation time. In the proposed method, two battery cells are periodically connected in turn to a mobile device and only one cell supply power while the other rests. Battery operation time of the connecting cell decreases due to rate-capacity effect, while that of the resting cell increases due to recovery effect. These two effects conflict each other, but recovery effect is generally larger than rate-capacity effect and battery lifetime is extended. It was found from the result that battery operation time increase about 7% by using alternating battery cell discharge.

Keywords: Battery, Recovery Effect, Rate-Capacity Effect, Low-Power, Alternating Battery Cell Discharge.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1335808

References:

[1] Y. Jang, H. Yang, and S. Lee, "Battery-aware wireless video transmission based on battery recovery effect”, Proceeding of IEEE Conference on Consumer Electronics, pp. 418-419, 2012.
[2] J. Nam, J. Choi, J. Baek, and H. Hwang, "A study on cell equalizing of secondary battery", Proceeding of Power Electronics Annual Conference, pp. 143-145, 2006. (in Korean)
[3] M. Doyle, and J. Newman, "Analysis of capacity-rate data for lithium batteries using simplified models of the discharge process", Journal of Applied Electrochemistry, vol. 27, no. 7, pp. 846-856, Jul. 1997.
[4] F. Qin, M. Wahab, Y. Wang, and Y. Yang, “Battery recovery aware sensor networks”, Proceedings of Symposium on Modeling and Optimization in Mobile, Ad Hoc, and Wireless Networks, pp. 203-211, 2009.
[5] T. Martin, “Balancing batteries, power, and performance: system issues in CPU speed-setting for mobile computing”, PhD Thesis, Carnegie Mellon University, 1999.
[6] V. Rao, G. Singhal, A. Kumar, and N. Navet, “Battery Model for Embedded Systems”, Proceeding of International Conference on VLSI Design, pp. 105-110, 2005.