Design of Low-Area HEVC Core Transform Architecture
Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 33122
Design of Low-Area HEVC Core Transform Architecture

Authors: Seung-Mok Han, Woo-Jin Nam, Seongsoo Lee

Abstract:

This paper proposes and implements an core transform architecture, which is one of the major processes in HEVC video compression standard. The proposed core transform architecture is implemented with only adders and shifters instead of area-consuming multipliers. Shifters in the proposed core transform architecture are implemented in wires and multiplexers, which significantly reduces chip area. Also, it can process from 4×4 to 16×16 blocks with common hardware by reusing processing elements. Designed core transform architecture in 0.13um technology can process a 16×16 block with 2-D transform in 130 cycles, and its gate count is 101,015 gates.

Keywords: HEVC, Core transform, Low area, Shift-and-add, PE reuse

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1086655

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 1919

References:


[1] T. Wiegand, G. Sullivan, G. Bjontgaard, and A. Luthra, "Overview of the H.264/AVC Video Coding Standard”, IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 7, pp. 560-576, Jul. 2003.
[2] G. Sullivan, J. Ohm, W. Han, and T. Wiegand, Overview of the High Efficiency Video Coding (HEVC) Standard", IEEE Transactions on Circuits and Systems for Video Technology, vol. 22, no. 12, pp. 1649-1668, Dec. 2012.
[3] A. Fuldseth, G. Bjøntegaard, and M. Budagavi, "CE10: Core Transform Design for HEVC,” JCTVC-G495, Nov. 2011.
[4] J. Park, W. Nam, S. Han, and S. Lee, "High Efficiency Video Coding(HEVC) 16x16 & 32x32 Inverse Transform IP Design for Large-Scale Displays”, Proceedings of International Technical Conference on Circuits/Systems, Computers, and Communications, pp. 153-155, Jun. 2011.
[5] M. Budagavi, V. Sze, and M. Sadafale, "Hardware analysis of transform and quantization,” JCTVC-G132, Nov. 2011.
[6] M. Budagavi and V. Sze, "Unified Forward+Inverse Transform Architecture for HEVC”, Proceedings of IEEE International Conference on Image Processing, pp. 209-212, 2012.
[7] J. Park, W. Nam, S. Han, and S. Lee, "2-D Large Inverse Transform (16x16, 32x32) for HEVC (High Efficiency Video Coding)”, Journal of Semiconductor Technology and Science, vol. 12, no. 2, pp. 203-211, Jun. 2012.