Model Order Reduction of Linear Time Variant High Speed VLSI Interconnects using Frequency Shift Technique

Authors: J.V.R.Ravindra, M.B.Srinivas,

Abstract:

Accurate modeling of high speed RLC interconnects has become a necessity to address signal integrity issues in current VLSI design. To accurately model a dispersive system of interconnects at higher frequencies; a full-wave analysis is required. However, conventional circuit simulation of interconnects with full wave models is extremely CPU expensive. We present an algorithm for reducing large VLSI circuits to much smaller ones with similar input-output behavior. A key feature of our method, called Frequency Shift Technique, is that it is capable of reducing linear time-varying systems. This enables it to capture frequency-translation and sampling behavior, important in communication subsystems such as mixers, RF components and switched-capacitor filters. Reduction is obtained by projecting the original system described by linear differential equations into a lower dimension. Experiments have been carried out using Cadence Design Simulator cwhich indicates that the proposed technique achieves more % reduction with less CPU time than the other model order reduction techniques existing in literature. We also present applications to RF circuit subsystems, obtaining size reductions and evaluation speedups of orders of magnitude with insignificant loss of accuracy.

Keywords: Model order Reduction, RLC, crosstalk

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1335316

References:

[1] S. Kumashiro, R. Rohrer, and A. Strojwas, "A new efficient method for the transient simulation of 3-D interconnect structures," In Proceedings of International Electron Devices Meeting, Dec. 1990, pp. 193-196.
[2] H. W. Jhonson and M. Grahaml, "High-Speed Digital Design" Englewood Cliffs, NJ: Prentice-Hall, 1993.
[3] Dian Zhou, Wei Li, Wei Cai, Nailong Guo, "An Efficient Balanced Truncation Realization Algorithm for Interconnect Model Order Reduction" In proceedings of International Symposium on Circuits and Systems (ISCAS), 2001, Vol 5, pp. 383-386.
[4] Mike Chou, Jacob K. White, "Efficient Formulation and Model-Order Reduction for the Transient Simulation of Three-Dimensional VLSI Interconnect"In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16, No. 12, , December 1997, pp. 1454-1476.
[5] M. Telescu, N. Tanguy, P. Brehonnet, P. Vilbe, L.C. Calvez "Low Complexity Equivalent Circuit Models for VLSI Interconnects" In proceedings of 10th IEEE workshop on Signal Propagation on Interconnects (SPI), May 2006, pp 271-273.
[6] Eli Chiprout and Michel S . Nakhla, "Analysis of Interconnect Networks Using Complex Frequency Hopping (CFH)"in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 2, February 1995, pp. 186-200.
[7] Stefano Grivet-Talocia, Andrea Ubolli "On the Generation of Large Passive Macromodels for Complex Interconnect Structures" in IEEE Transactions On Advanced Packaging, Vol. 29, No. 1, February 2006, pp. 39-54.
[8] Ramachandra Achar, Michel S. Nakhla, Qi-Jun Zhang, "Full-Wave Analysis of High-Speed Interconnects Using Complex Frequency Hopping" in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 10, October, 1998, pp. 997-1016.
[9] Pavan K. Gunupudi, Michel Nakhla, Ramachandra Achar "Simulation Of High-Speed Distributed Interconnects Using Krylov-Space Techniques" in IEEE Transactions on Computer Aided Design of Integrated Circuits And Systems, Vol. 19, No. 7, July 2000, pp. 799-808.
[10] Pavan K. Gunupudi, Michel Nakhla, "Model-Reduction of Nonlinear Circuits using Krylov Space Techniques" In Proceedings of IEEE/ACM Design Automation Conference (DAC), New Orleans, Louisiana, June 2001, pp. 13-16.
[11] J. B. Faria, "Multiconductor Transmission Line Structures". New York: Wiley, 1993.
[12] C. Jiao, A. C. Cangellaris, A. Yaghmour, and J. L. Prince, "Sensitivity analysis of multiconductor transmission lines and optimization for highspeed interconnect design," in IEEE Tran on Comp, Pack, Manufactur Tech, pp. 132-141, May 2000.
[13] I. Wuyts and D. De Zutter, "Circuit model for plane-wave incidence on multiconductor transmission lines," IEEE Transactions on Electromagnatics Compatibility., vol. 36, pp. 206-212, Aug. 1994.
[14] R. Kay and L. Pileggi, "PRIMO: Probability Interpretation of Moments for Delay Calculation", In Proceedings of IEEE/ACM Design Automation Conference, San Francisco, CA, 1998, pp. 463-468.
[15] T. Lin, E. Acar, and L. Pileggi, "h-gamma: An RC Delay Metric Based on a Gamma Distribution Approximation to the Homogeneous Response", In Proceedings of IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA,1998, pp. 19-25.
[16] F. Liu, C. Kashyap, and C. J. Alpert, "A Delay Metric for RC Circuits based on the Weibull Distribution", In Proceedings of IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, 2002, pp. 620-624.
[17] C. K. Cheng, J. Lillis, S. Lin, and N. Chang, Interconnect Analysis and Synthesis: Wiley, 2000.
[18] L. Zadeh, "Frequency Analysis of Variable Networks", IRE Proceedings., vol. 38, pp. 291-299, 1950.
[19] Zu-Qing Qu, "Model order Reduction Techniques with Applications in Finite Element Analysis" Springer Publications 2004, ISBN: 1852338075.
[20] I. M. Elfadel et.al, "A block rational Arnoldi algorithm for multiport passive model-order reduction of multiport RLC networks," in Proceedings of . International Conference of Computer Aided Design, Nov. 1997, pp. 66-71.
[21] Q. Yu, et.al "Multipoint multiport algorithm for passive reduced-order model of interconnect networks," in Proceedings International Symposium on Circuits and Systems, vol. 6, Sept. 1998, pp. 74-77.
[22] J. Roychowdhury, "Operator-based model-order reduction of linear periodically time-varying systems," in proceedings of Design Automation Conference, pp. 391-396, June 2003.
[23] J. R. Phillips, "Projection-based approaches for model reduction of weakly nonlinear, time-varying systems," IEEE Transactions on Computer Aided Design, vol. 22, pp. 171-187, Feb. 2003.
[24] Guoyong Shi, et.al, "On Symbolic Model Order Reduction", IEEE Transactions on Computer Aided Design, Vol. 25, No. 7, pp. 1257-1272, July 2006.