Design and Implementation of Real-Time Automatic Censoring System on Chip for Radar Detection

Authors: Imron Rosyadi, Ridha A. Djemal, Saleh A. Alshebeili

Abstract:

Design and implementation of a novel B-ACOSD CFAR algorithm is presented in this paper. It is proposed for detecting radar target in log-normal distribution environment. The BACOSD detector is capable to detect automatically the number interference target in the reference cells and detect the real target by an adaptive threshold. The detector is implemented as a System on Chip on FPGA Altera Stratix II using parallelism and pipelining technique. For a reference window of length 16 cells, the experimental results showed that the processor works properly with a processing speed up to 115.13MHz and processing time0.29 ┬Ás, thus meets real-time requirement for a typical radar system.

Keywords: CFAR, FPGA, radar.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1083791

References:

[1] F. Gini, A. Farina, and M. Greco, "Selected list of references on radar signal processing," IEEE Trans. Aerospace and Electronic Systems, vol. AES-37, No. 1, pp. 329-360, Jan. 2001.
[2] H.M. Finn and R.S. Johnson, "Adaptive detection mode with threshold control as a function of spatially sampled clutter-level estimates," RCA Review, vol.29, pp.414-464, Sep. 1968.
[3] M. Barkat, Signal detection and estimation, Norwood, MA:Artech House, 2005, pp. 642-647.
[4] V. G.Hansen and J. H. Sawyers, "Detectability loss due to greatest of selection in a cell-averaging CFAR," IEEE Trans. Aerospace and Electronic Systems, vol. AES-16, pp. 115-118, Jan. 1980.
[5] F. V. Trunk, "Range resolution of targets using automatic detection," IEEE Trans. Aerospace and Electronic Systems, vol. AES-14, no. 5, pp. 750-755, Sep. 1978.
[6] J. T. Rickard and G. M. Dillard, "Adaptive detection algorithms for multiple target situations," IEEE Trans. Aerospace and Electronic Systems, vol. AES-13, no. 4, pp. 338-343, Jul. 1977.
[7] P. P. Gandhi and S. A. Kassam, "Analysis of CFAR processors in nonhomogeneous background," IEEE Trans. Aerospace and Electronic Systems, vol. AES-24, no. 4, pp. 427-445, Jul. 1988.
[8] F. Rohling, "Radar CFAR thresholding in clutter and multiple target situations," IEEE Trans. Aerospace and Electronic Systems, vol. AES¬19, No. 4, pp. 608-621, Jul. 1983.
[9] M. Barkat, S. D. Himonas, and P. K.Varshney, "CFAR detection for multiple target situations," IEE Proceeding, Part F: Radar and Signal Processing, vol. 136, no. 5, pp. 193-210, Oct. 1989.
[10] S. D. Himonas and M. Barkat, "Automatic censored CFAR detection for nonhomogeneous environments," IEEE Trans. Aerospace and Electronic Systems, vol. AES-28, no. 1, pp. 286-304, Jan. 1992.
[11] M. A. Khalighi and M. H. Bastani, "Adaptive CFAR processor for nonhomogeneous environments," IEEE Trans. Aerospace and Electronic Systems, vol. AES-36, no. 3, pp. 889-897, Jul. 2000.
[12] R. Ravid and N. Levanon, "Maximum-likelihood CFAR for Weibull background," IEE Proceeding, Part F: Radar and Signal Processing, vol. 139, no. 3, pp. 256-264, Jun. 1992.
[13] V. Anastassopoulos and G. Lampropoulos, "Optimal CFAR detection in Weibull clutter," IEEE Trans. Aerospace and Electronic System, vol. 31, no. 1, pp. 52-64, Jan. 1995.
[14] H. Saamisaari, P. Henttu, and M. Juntti, "Iterative multidimensional impulse detectors for communications based on the classical diagnostic methods," IEEE Trans. Communication, vol. 53, no. 3, pp. 395-398, Mar. 2005.
[15] R. Cumplido, C. Torres, and S. Lopez, "A configurable FPGA-based Hardware Architecture for Adaptive Processing of Noisy Signals for Target Detection Based on Constant False Alarm Rate (CFAR) Algorithms," Global Signal Processing Conference, Santa Clara, CA, September 2004, pp 214-218.
[16] R. Cumplido, C. Torres, and S. Lopez, "On the implementation of an efficient FPGA-based CFAR processor for target detection," 1st International Conference on Electrical and Electronics Engineering, Acapulco, Mexico. 24-27 June, 2004. pp. 214-218.
[17] T. R. Saed, J. K. Ali, and Z. T. Yassen, "An FPGA-based implementation of CA-CFAR processor," Asian Journal of Information Technology, vol. 6, no. 4, pp. 511-514, 2007.
[18] B. Magaz and M.L. Bencheikh, "An efficient FPGA implementation of the OS-CFAR processor", International Radar Symposium, Wroclaw, 21-23 May 2008, pp. 1-4.
[19] P. Ramesh Babu and R. Prasanthi, "Analysis of CFAR techniques and FPGA realization for radar detection", Proceedings of International Conference on Intelligent Knowledge Systems, Troy, Turkey, 16-20 August 2004, pp. 1-9.
[20] A. M. Alsuwailem, S. A. Alshebeili, and M. Alamar, "Design and implementation of a configurable real-time FPGA-based TM-CFAR processor for radar target detection", Journal of Active and Passive Electronic Devices, vol. 3, pp. 241-256, 2006.
[21] A. M. Alsuwailem, S. A. Alshebeili, M.H. Alhowaish, and S.M Qasim, "Field programmable gate array-based design and realization of automatic censored cell averaging constant false alarm rate detector based on ordered data variability", IET Circuits, Devices, & Systems, vol. 3, pp. 12-21, 2009.
[22] V. Winkler, J. Detlefsen, U. Siart, J. Buchlert, and M. Wagner, "FPGA-based signal processing of an automotive radar sensor," First European Radar Conference, Amsterdam, 2004, pp. 245-248.
[23] M. N. Almarshad, M. Barkat, and S. A. Alshebeili, "A Monte Carlo simulation for two novel automatic censoring techniques of radar interfering targets in log-normal clutter," 9th International Symposium on Signal Processing and Its Applications, 2007, pp 1-4.
[24] G.M. Blair, "Low cost sorting circuit for VLSI," IEEE Trans. Circuit System, vol. 43, no. 6, pp. 515-516, 1996.