Simulation Tools for Fixed Point DSP Algorithms and Architectures

Authors: K. B. Cullen, G. C. M. Silvestre, N. J. Hurley

Abstract:

This paper presents software tools that convert the C/Cµ floating point source code for a DSP algorithm into a fixedpoint simulation model that can be used to evaluate the numericalperformance of the algorithm on several different fixed pointplatforms including microprocessors, DSPs and FPGAs. The tools use a novel system for maintaining binary point informationso that the conversion from floating point to fixed point isautomated and the resulting fixed point algorithm achieves maximum possible precision. A configurable architecture is used during the simulation phase so that the algorithm can produce a bit-exact output for several different target devices.

Keywords: DSP devices, DSP algorithm, simulation model, software

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1082720

References:

[1] The Open SystemC Initiative, “SystemC Version 2.0 User-s guide," http://www.systemc.org, 2002.
[2] Markus Willems, Volker B┬¿ursgens, Holger Keding, Thorsten Gr┬¿otker and Heinrich Meyr, “System Level Fixed-Point Design Based on an Interpolative Approach," in Proc. 34th Design Automation Conference, Jun. 1997.
[3] Seehyun Kim, Ki-Il Kum and Wonyong Sung, “Fixed-Point Optimization Utility for C and C++ Based Digital Signal Processing Programs," in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Nov. 1998.
[4] Sanmati Kamath, Neeraj Magotra and Ashish Shrivastava, “Quantization Analysis Tool for Fixed-Point Implementation of Real Time Algorithms on the TMS320C5000," Proc. ICASSP, May. 2002.
[5] Ki-Il Kum, Jiyang Kang and Wonyong Sung, “AUTOSCALER For C: An Optimizing Floating-Point to Integer C Program Converter For Fixed- Point Digital Signal Processors," in IEEE Transactions on Circuits and Systems - II: Analog and Digital Signal Processing, Sep. 2000.
[6] K.B. Cullen, A. Gu'erin, N.J. Hurley and G.C.M Silvestre, “Evaluation of Fixed Point Elementary Functions for FPGA Audio Perceptual Coding," in Proc. Irish Signals and Systems Conference, Jul. 2003.
[7] K.B. Cullen, N.J. Hurley and G.C.M Silvestre, “Scalable Architecture for MPEG-2 AAC Encoders," in Proc. Irish Signals and Systems Conference, Jun. 2002.
[8] A. Gu'erin, K.B. Cullen, N.J. Hurley and G.C.M Silvestre, “FPGA Implementation of the MPEG-2 AAC Filter Bank," in Proc. Irish Signals and systems Conference, Jul. 2004.