Low Power Circuit Architecture of AES Crypto Module for Wireless Sensor Network

Authors: MooSeop Kim, Juhan Kim, Yongje Choi

Abstract:

Recently, much research has been conducted for security for wireless sensor networks and ubiquitous computing. Security issues such as authentication and data integrity are major requirements to construct sensor network systems. Advanced Encryption Standard (AES) is considered as one of candidate algorithms for data encryption in wireless sensor networks. In this paper, we will present the hardware architecture to implement low power AES crypto module. Our low power AES crypto module has optimized architecture of data encryption unit and key schedule unit which could be applicable to wireless sensor networks. We also details low power design methods used to design our low power AES crypto module.

Keywords: Algorithm, Low Power Crypto Circuit, AES, Security.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1079736

References:

[1] Adrian Perrig, Robert Szewczyk, Victor Wen, David Culler, and J. D. Tygar. Spins: Security protocols for sensor networks. Wireless Networks, 8:521-534, 2002.
[2] J. Dijmen and V. Rijmen. AES Proposal: Rijndael. NIST AES Proposal, June 1998. Available at http://csrc.nist.gov/encryption/aes/rijndael/Rijndael.pdf.
[3] J. Dijmen and V. Rijmen. The Design of Rijndael. Springer-Verlag 2002.
[4] JoonDong Cho and YoungHoon Chang, Low Power Digital Core Design for Multimedia and Communication Systems, 2002.
[5] V. Rijmen, Efficient Implementation of the Rijndael SBox, http://www.esat.ku-leuven.ac.be/~rijmen/rijndael/.
[6] Johannes Wolkerstorfer, Elisabeth Oswald, and Mario Lamberger, An ASIC Implementation of the AES SBox, CT-RSA 2002, LNCS 2271, pp67-78, 2002.