Synchronization of Bus Frames during USB Transfer
Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 33230
Synchronization of Bus Frames during USB Transfer

Authors: Petr Šimek

Abstract:

This work deals with the problem of synchronization of bus frames during transmission using USB (Universal Serial Bus). The principles for synchronization between USB and the non-deterministic CAN (Controller Area Network) bus will be described here. Furthermore, the work deals with ensuring the time sequence of communication frames when receiving from multiple communication bus channels. The structure of a general object for storing frames from different types of communication buses, such as CAN and LIN (Local Interconnect Network), will be described here. Finally, an evaluation of the communication throughput of bus frames for USB high speed will be performed. The creation of this architecture was based on the analysis of the communication of control units with a large number of communication buses. For the design of the architecture, a test HW with a USB-HS interface was used, which received previously known messages, which were compared with the received result. The result of this investigation is the block architecture of the control program for test HW ensuring correct data transmission via the USB bus.

Keywords: communication analysis, controller area network, interface, local interconnect network, synchronization, USB

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 59

References:


[1] Wu, W. et al. (2011). Study on USB Based CAN Bus for Data Measurement System. In: Chen, R. (eds) Intelligent Computing and Information Science. ICICIS 2011. Communications in Computer and Information Science, vol 135. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-18134-4_86
[2] MarcoDi N et al (2012) Understanding and using the controller area network communication protocol,
[3] ISO. ISO. Iso.org. Online. ©2024. available from: https://www.iso.org/standard/61222.html cit. 2024-03-14.
[4] Microchip. Microchip. microchip.com. Online. ©2024. available from: https://ww1.microchip.com/downloads/en/AppNotes/en562704.pdf cit. 2024-03-14.
[5] G. -M. Sung, L. -F. Tung, H. -K. Wang and J. -H. Lin, "USB Transceiver with a Serial Interface Engine and FIFO Queue for Efficient FPGA-to-FPGA Communication," in IEEE Access, vol. 8, pp. 69788-69799, 2020, doi: 10.1109/ACCESS.2020.2986510.