Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 32295
Seamless MATLAB® to Register-Transfer Level Design Methodology Using High-Level Synthesis

Authors: Petri Solanti, Russell Klein


Many designers are asking for an automated path from an abstract mathematical MATLAB model to a high-quality Register-Transfer Level (RTL) hardware description. Manual transformations of MATLAB or intermediate code are needed, when the design abstraction is changed. Design conversion is problematic as it is multidimensional and it requires many different design steps to translate the mathematical representation of the desired functionality to an efficient hardware description with the same behavior and configurability. Yet, a manual model conversion is not an insurmountable task. Using currently available design tools and an appropriate design methodology, converting a MATLAB model to efficient hardware is a reasonable effort. This paper describes a simple and flexible design methodology that was developed together with several design teams.

Keywords: Design methodology, high-level synthesis, MATLAB, verification.

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 395


[1] H. Tang, “Examensarbete : DOA estimation based on MUSIC algorithm”, Linnéuniversitätet Kalmar Växjö, 2014
[2] M.Baleani, F. Gennari, Y. Jiang, Y. Patel, R. K. Brayton, A. Sangiovanni-Vincentelli, “HW/SW Partitioning and Code Generation of Embedded Control Applications on a Reconfigurable Architecture Platform”, CODES+ISSS '04, 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, 2004.
[3] J. Noguera, R.M. Badia, “HW/SW Codesign Techniques for Dynamically Reconfigurable Architectures“, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 4, August 2002.
[4] H. Youness, A. Hussein, A. Mahfoz, “A new hardware/software partitioning technique”, Tenth International Conference on Computer Engineering & Systems (ICCES), Dec. 2015
[5] S. Banerjee, N. Dutt, “Efficient Search Space Exploration for HW-SW Partitioning”, CODES+ISSS '04, 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, 2004.
[6] Mentor Graphics, “Algorithmic C (AC) Datatypes”, Reference manual, 2020,
[7] Open source HLS libraries,
[8] The MathWorks Inc., “C++ MEX Applications”, Matlab reference manual,
[9] R. Cmar, L. Rijnders, P. Schaumont, S. Vernalde and I. Bolsens, “A Methodology and Design Environment for DSP ASIC Fixed Point Refinement”, DATE 1999 Conference
[10] D. Menard, R. Rocher, O. Sentieys, “Analytical Fixed-Point Accuracy Evaluation in Linear Time-Invariant Systems“, IEEE Transactions on Circuits and Systems, vol. 55, no. 10, November 2008