Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 30831
Optimal Duty-Cycle Modulation Scheme for Analog-To-Digital Conversion Systems

Authors: B. Lonla Moffo, J. Mbihi, G. Sonfack


This paper presents an optimal duty-cycle modulation (ODCM) scheme for analog-to-digital conversion (ADC) systems. The overall ODCM-Based ADC problem is decoupled into optimal DCM and digital filtering sub-problems, while taking into account constraints of mutual design parameters between the two. Using a set of three lemmas and four morphological theorems, the ODCM sub-problem is modelled as a nonlinear cost function with nonlinear constraints. Then, a weighted least pth norm of the error between ideal and predicted frequency responses is used as a cost function for the digital filtering sub-problem. In addition, MATLAB fmincon and MATLAB iirlnorm tools are used as optimal DCM and least pth norm solvers respectively. Furthermore, the virtual simulation scheme of an overall prototyping ODCM-based ADC system is implemented and well tested with the help of Simulink tool according to relevant set of design data, i.e., 3 KHz of modulating bandwidth, 172 KHz of maximum modulation frequency and 25 MHZ of sampling frequency. Finally, the results obtained and presented show that the ODCM-based ADC achieves under 3 KHz of modulating bandwidth: 57 dBc of SINAD (signal-to-noise and distorsion), 58 dB of SFDR (Surpious free dynamic range) -80 dBc of THD (total harmonic distorsion), and 10 bits of minimum resolution. These performance levels appear to be a great challenge within the class of oversampling ADC topologies, with 2nd order IIR (infinite impulse response) decimation filter.

Keywords: Virtual Simulation, Digital IIR filter, morphological lemmas and theorems, optimal DCM-based DAC, weighted least pth norm

Digital Object Identifier (DOI):

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 499


[1] H. Inose, Y. Yasuda and J. Marakami, “A telemetering system by code modulation, delta-sigma modulation,” IRE Trans. on Space, Electronics and Telemetry, SET-8, pp. 204-209, Sept 1962.
[2] N. Doley and A. Kornfeld, “Comparison of Sigma-Delta converter circuit architectures in digital CMOS technology”, Journal of circuits, systems ans computers”, vol. 14, No 3, pp. 515-532, © World scientific publishing company, 2005.
[3] J. Mbihi, B. Ndjali, and M. Mbouenda, “Modelling and simulations of a class of duty cycle modulators for industrial instrumentation,” Iranian J. Electr. Comput. Eng., vol. 4, no. 2, pp. 121–128, 2005.
[4] Mbihi, J., Ndjali Beng, F., Kom, M., and Nneme Nneme, L. “A novel analog-to-digital conversion technique using nonlinear duty-cycle modulation”, International Journal of electronics and computer science engineering, 1(3), 2012, pp. 818-825.
[5] I. Mbihi, L. Nneme Nneme, “A Multi-Channel Analog-To-Digital Conversion Technique Using Parallel Duty-Cycle Modulation”. International Journal of Electronics and Computer Science Engineering. 2012; 1(3):826–833p.
[6] Nneme Nneme L., Mbihi J. “Modeling and Simulation of a New Duty–Cycle Modulation Scheme for Signal Transmission System”, American Journal of Electrical and Electronic Engineering (AJEEE).2014;2(3):82.
[7] Moffo Lonla B., Jean Mbihi, Leandre Nneme Nneme, “Low Cost and High Quality Duty–Cycle Modulation Scheme and Applications”. International Journal of Electrical, Computer, Energetic, Electronic and communication Engineering. 2014; 8(3):82–88p.
[8] Moffo Lonla B., Mbihi J., Nneme Nneme L., Kom M. “A Novel Digital–to–Analog Conversion Technique using Duty-Cycle Modulation”. International Journal of Circuits, Systems and Signal processing. 2013; 7(1):42–49p –87p.
[9] Moffo Lonla B., Mbihi J. A, “Nouvelle technique de coversion N/A des signaux par modulation numérique en rapport cyclique et applications en instrumentation virtuelle”, Ph/D thesis, ENSET, University of Douala, July 2016.
[10] Moffo Lonla B., Mbihi J. A. “Novel Digital Duty–Cycle Modulation Scheme for FPGA-Based Digital-to-Analog Conversion,” IEEE Transaction on circuits and system II. 2015; 62(6):543–547p.