Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 30127
Improving the Performances of the nMPRA Architecture by Implementing Specific Functions in Hardware

Authors: Ionel Zagan, Vasile Gheorghita Gaitan

Abstract:

Minimizing the response time to asynchronous events in a real-time system is an important factor in increasing the speed of response and an interesting concept in designing equipment fast enough for the most demanding applications. The present article will present the results regarding the validation of the nMPRA (Multi Pipeline Register Architecture) architecture using the FPGA Virtex-7 circuit. The nMPRA concept is a hardware processor with the scheduler implemented at the processor level; this is done without affecting a possible bus communication, as is the case with the other CPU solutions. The implementation of static or dynamic scheduling operations in hardware and the improvement of handling interrupts and events by the real-time executive described in the present article represent a key solution for eliminating the overhead of the operating system functions. The nMPRA processor is capable of executing a preemptive scheduling, using various algorithms without a software scheduler. Therefore, we have also presented various scheduling methods and algorithms used in scheduling the real-time tasks.

Keywords: nMPRA architecture, pipeline processor, preemptive scheduling, real-time system.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1130281

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 499

References:


[1] G. C. Buttazzo, “Hard Real-Time Computing Systems - Predictable Scheduling Algorithms and Applications,” Third edition, Springer, 2011.
[2] W. Stallings, “Computer Organization and Architecture,” 10th Edition, 2015.
[3] E. Dodiu and V. G. Gaitan, “Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers – concept and theory of operation,” in IEEE EIT International Conference on Electro-Information Technology, Indianapolis, IN, USA, pp. 1-5, May 2012.
[4] V. G. Gaitan, N. C. Gaitan, and I. Ungurean, “CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 9, pp. 1661-1674, Sept. 2015.
[5] I. Zagan, “Improving the performance of CPU architectures by reducing the Operating System overhead,” in The 3rd IEEE Workshop on Advances in Information, Electronic and Electrical Engineering AIEEE’2015, pp. 1-6, 13-14 Nov. 2015, Riga, Latvia.
[6] R. J. Bril, J. J. Lukkien, and W. F. J. Verhaegh, “Worst-case response time analysis of real-time tasks under fixed-priority scheduling with deferred preemption,” in Real-Time System, pp. 63–119, 2009.
[7] G. Yao, G. C. Buttazzo, and M. Bertogna, “Feasibility Analysis under Fixed Priority Scheduling with Fixed Preemption Points,” in IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), pp. 71-80, Aug. 2010.
[8] D. A. Patterson and J. L. Hennessy, “Computer Organization and Design, Revised Fourth Edition: The Hardware-Software Interface,” Fourth Edition, 2011.
[9] M. Hwang, D. Choi, and P. Kim, “Least Slack Time Rate First: an Efficient Scheduling Algorithm for Pervasive Computing Environment,” in Journal of Universal Computer Science, vol. 17, no. 6, pp. 912-925, 2011.
[10] Y. Wang and M. Saksena, “Scheduling fixed-priority tasks with preemption threshold,” in Sixth International Conference on Real-Time Computing Systems and Applications (RTCSA '99), pp. 328-335, 1999.
[11] A. Burns, “Preemptive priority-based scheduling: an appropriate engineering approach,” in Advances in real-time systems, pp. 225-248, 1995.
[12] I. Zagan, “Real-time evaluation of nMPRA CPU Architecture based on Multithreaded Execution,”in 8th International Conference on Computer Science and Information Technology (ICCSIT 2015), 10 - 11 Dec. 2015, Amsterdam, Netherlands.
[13] “MIPS® Architecture for Programmers Volume I-A: Introduction to the MIPS32® Architecture,” Revision 3.02, Mar. 2011, Available: https://courses.engr.illinois.edu/cs426/Resources/MIPS32INT-AFP-03.02.pdf. (Accessed: 10-05-2016).
[14] www.xilinx.com/support/documentation/boards_and.../ug885_VC707_Eval_Bd.pdf, (Accessed: 17-08-2016).
[15] http://opencores.org/project,mips32r1, (Accessed: 12-09-2015).
[16] I. Zagan and V. G. Gaitan, “Schedulability Analysis of nMPRA Processor based on Multithreaded Execution,” in 13rt International Conference on Development and Application Systems (DAS), Suceava, Romania, pp. 130-134, May 19-21, 2016.
[17] K. Kotecha and A. Shah, “Adaptive scheduling algorithm for real-time operating system,” in IEEE Congress on Evolutionary Computation (CEC 2008), pp. 2109-2112, Jun. 2008.
[18] A. Metzner and J. Niehaus, “MSparc: Multithreading in Real-Time Architectures,” in Journal of Universal Computer Science, pp. 1034-1051, vol. 6, no. 10, 2000.