Reduction of Peak Input Currents during Charge Pump Boosting in Monolithically Integrated High-Voltage Generators

Authors: Jan Doutreloigne

Abstract:

This paper describes two methods for the reduction of the peak input current during the boosting of Dickson charge pumps. Both methods are implemented in the fully integrated Dickson charge pumps of a high-voltage display driver chip for smart-card applications. Experimental results reveal good correspondence with Spice simulations and show a reduction of the peak input current by a factor of 6 during boosting.

Keywords: Bi-stable display driver, Dickson charge pump, highvoltage generator, peak current reduction, sub-pump boosting, variable frequency boosting.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1338712

References:

[1] J. F. Dickson, “On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique,” IEEE Journal of Solid-State Circuits, vol. 11, no. 3, 1976, pp. 374-378.
[2] G. Di Cataldo, and G. Palumbo, “Design of an n-th order Dickson voltage multiplier,” IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, vol. 43, no. 5, 1996, pp. 414- 417.
[3] G. Palumbo, D. Pappalardo, and M. Giabotti, “Charge-pump circuits: power-consumption optimization,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 49, no. 11, 2002, pp. 1535-1542.
[4] G. Palumbo, D. Pappalardo, and M. Giabotti, “Modeling and minimization of power consumption in charge pump circuits,” Proc. of the 2001 IEEE International Symposium on Circuits and Systems (ISCAS), 2001, pp. 402-405.
[5] C. Lauterbach, W. Weber, and D. Romer, “Charge sharing concept and new clocking scheme for power efficiency and electromagnetic emission improvement of boosted charge pumps,” IEEE Journal of Solid-State Circuits, vol. 35, no. 5, 2000, pp. 719-723.