A Comprehensive Method of Fault Detection and Isolation Based On Testability Modeling Data
Authors: Junyou Shi, Weiwei Cui
Abstract:
Testability modeling is a commonly used method in testability design and analysis of system. A dependency matrix will be obtained from testability modeling, and we will give a quantitative evaluation about fault detection and isolation. Based on the dependency matrix, we can obtain the diagnosis tree. The tree provides the procedures of the fault detection and isolation. But the dependency matrix usually includes built-in test (BIT) and manual test in fact. BIT runs the test automatically and is not limited by the procedures. The method above cannot give a more efficient diagnosis and use the advantages of the BIT. A Comprehensive method of fault detection and isolation is proposed. This method combines the advantages of the BIT and Manual test by splitting the matrix. The result of the case study shows that the method is effective.
Keywords: BIT, fault detection, fault isolation, testability modeling.
Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1100735
Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 1668References:
[1] Shi J. Testability Design Analysis and Verification(M). 1. Beijing: National Defense Industry Press, 2011.
[2] Zheng, Wei, Feng, Fuqiang, PI, Wenjing, CHEN, Xiaohui. Study on Fault Diagnosis Tree Generation Technology and Real Equipment Validation (J). Journal of the Academy of Equipment Command & Technology, 2013, 23(1): 119-122.
[3] Shi, Junyou, Gong, Jingjing, Xu, Qingbo. Improvement method for testability modeling with multiple faults (J). Journal of Beijing University of Aeronautics and Astronautics, 2010, 36(3): 270-273.
[4] Yang, Zhiyong, Xu, Aiqiang, Niu, Shuangcheng. Model and analysis of system testability based on multi-signal model (J). Journal of Engineering Design, 2007, 14(5): 364-368.
[5] Shi, Junyou, Zhang, Xin, Zou, Tiangang. Application of multi-signal modeling and diagnosis strategy design technology (J). Systems Engineering and Electronics, 2011, 33(4): 811-815.