Low Power CMOS Amplifier Design for Wearable Electrocardiogram Sensor

Authors : Ow Tze Weng, Suhaila Isaak, Yusmeeraz Yusof

Abstract : The trend of health care screening devices in the world is increasingly towards the favor of portability and wearability, especially in the most common electrocardiogram (ECG) monitoring system. This is because these wearable screening devices are not restricting the patient's freedom and daily activities. While the demand of low power and low cost biomedical system on chip (SoC) is increasing in exponential way, the front end ECG sensors are still suffering from flicker noise for low frequency cardiac signal acquisition, 50 Hz power line electromagnetic interference, and the large unstable input offsets due to the electrode-skin interface is not attached properly. In this paper, a high performance CMOS amplifier for ECG sensors that suitable for low power wearable cardiac screening is proposed. The amplifier adopts the highly stable folded cascode topology and later being implemented into RC feedback circuit for low frequency DC offset cancellation. By using 0.13 μ m CMOS technology from Silterra, the simulation results show that this front end circuit can achieve a very low input referred noise of 1 pV/vHz and high common mode rejection ratio (CMRR) of 174.05 dB. It also gives voltage gain of 75.45 dB with good power supply rejection ratio (PSSR) of 92.12 dB. The total power consumption is only 3 μ W and thus suitable to be implemented with further signal processing and classification back end for low power biomedical SoC.

Keywords : CMOS, ECG, amplifier, low power

Conference Title : ICEEE 2017 : International Conference on Electronics and Electrical Engineering

Conference Location : Kuala Lumpur, Malaysia

Conference Dates : December 11-12, 2017

1