A Low-Area Fully-Reconfigurable Hardware Design of Fast Fourier Transform System for 3GPP-LTE Standard

Authors : Xin-Yu Shih, Yue-Qu Liu, Hong-Ru Chou

Abstract : This paper presents a low-area and fully-reconfigurable Fast Fourier Transform (FFT) hardware design for 3GPP-LTE communication standard. It can fully support 32 different FFT sizes, up to 2048 FFT points. Besides, a special processing element is developed for making reconfigurable computing characteristics possible, while first-in first-out (FIFO) scheduling scheme design technique is proposed for hardware-friendly FIFO resource arranging. In a synthesis chip realization via TSMC 40 nm CMOS technology, the hardware circuit only occupies core area of 0.2325 mm² and dissipates 233.5 mW at maximal operating frequency of 250 MHz.

Keywords : reconfigurable, fast Fourier transform (FFT), single-path delay feedback (SDF), 3GPP-LTE

Conference Title : ICCICSP 2017 : International Conference on Computational Intelligence, Communication and Signal Processing

Conference Location : Paris, France **Conference Dates :** February 23-24, 2017