

Improving the Performances of the nMPRA Architecture by Implementing Specific Functions in Hardware

Authors : Ionel Zagan, Vasile Gheorghita Gaitan

Abstract : Minimizing the response time to asynchronous events in a real-time system is an important factor in increasing the speed of response and an interesting concept in designing equipment fast enough for the most demanding applications. The present article will present the results regarding the validation of the nMPRA (Multi Pipeline Register Architecture) architecture using the FPGA Virtex-7 circuit. The nMPRA concept is a hardware processor with the scheduler implemented at the processor level; this is done without affecting a possible bus communication, as is the case with the other CPU solutions. The implementation of static or dynamic scheduling operations in hardware and the improvement of handling interrupts and events by the real-time executive described in the present article represent a key solution for eliminating the overhead of the operating system functions. The nMPRA processor is capable of executing a preemptive scheduling, using various algorithms without a software scheduler. Therefore, we have also presented various scheduling methods and algorithms used in scheduling the real-time tasks.

Keywords : nMPRA architecture, pipeline processor, preemptive scheduling, real-time system

Conference Title : ICDCMT 2017 : International Conference on Digital Circuits and Microarchitecture Technologies

Conference Location : Berlin, Germany

Conference Dates : May 21-22, 2017