World Academy of Science, Engineering and Technology International Journal of Electronics and Communication Engineering Vol:10, No:07, 2016

High-Efficiency Comparator for Low-Power Application

Authors: M. Yousefi, N. Nasirzadeh

Abstract : In this paper, dynamic comparator structure employing two methods for power consumption reduction with applications in low-power high-speed analog-to-digital converters have been presented. The proposed comparator has low consumption thanks to power reduction methods. They have the ability for offset adjustment. The comparator consumes 14.3 μW at 100 MHz which is equal to 11.8 fJ. The comparator has been designed and simulated in 180 nm CMOS. Layouts occupy 210 μm².

Keywords: efficiency, comparator, power, low

Conference Title: ICEDC 2016: International Conference on Electronical Devices and Digital Circuits

Conference Location: Istanbul, Türkiye Conference Dates: July 21-22, 2016