An Approach to Analyze Testing of Nano On-Chip Networks

Authors : Farnaz Fotovvatikhah, Javad Akbari

Abstract : Test time of a test architecture is an important factor which depends on the architecture's delay and test patterns. Here a new architecture to store the test results based on network on chip is presented. In addition, simple analytical model is proposed to calculate link test time for built in self-tester (BIST) and external tester (Ext) in multiprocessor systems. The results extracted from the model are verified using FPGA implementation and experimental measurements. Systems consisting 16, 25, and 36 processors are implemented and simulated and test time is calculated. In addition, BIST and Ext are compared in terms of test time at different conditions such as at different number of test patterns and nodes. Using the model the maximum frequency of testing could be calculated and the test structure could be optimized for high speed testing. **Keywords :** test, nano on-chip network, JTAG, modelling

Conference Title : ICECSE 2016 : International Conference on Electrical, Computer and Systems Engineering **Conference Location :** Rome, Italy

Conference Dates : March 21-22, 2016