The Co-Simulation Interface SystemC/Matlab Applied in JPEG and SDR Application

Authors : Walid Hassairi, Moncef Bousselmi, Mohamed Abid

Abstract : Functional verification is a major part of today's system design task. Several approaches are available for verification on a high abstraction level, where designs are often modeled using MATLAB/Simulink. However, different approaches are a barrier to a unified verification flow. In this paper, we propose a co-simulation interface between SystemC and MATLAB and Simulink to enable functional verification of multi-abstraction levels designs. The resulting verification flow is tested on JPEG compression algorithm. The required synchronization of both simulation environments, as well as data type conversion is solved using the proposed co-simulation flow. We divided into two encoder jpeg parts. First implemented in SystemC which is the DCT is representing the HW part. Second, consisted of quantization and entropy encoding which is implemented in Matlab is the SW part. For communication and synchronization between these two parts we use S-Function and engine in Simulink matlab. With this research premise, this study introduces a new implementation of a Hardware SystemC of DCT. We compare the result of our simulation compared to SW / SW. We observe a reduction in simulation time you have 88.15% in JPEG and the design efficiency of the supply design is 90% in SDR.

Keywords : hardware/software, co-design, co-simulation, systemc, matlab, s-function, communication, synchronization **Conference Title :** ICCSIT 2015 : International Conference on Computer Science and Information Technology **Conference Location :** Paris, France

Conference Dates : October 29-30, 2015