

I²C Master-Slave Integration

Authors : Rozita Borhan, Lam Kien Sieng

Abstract : This paper describes I²C Slave implementation using I²C master obtained from the OpenCores website. This website provides free Verilog and VHDL Codes to users. The design implementation for the I²C slave is in Verilog Language and uses EDA tools for ASIC design known as ModelSim from Mentor Graphic. This tool is used for simulation and verification purposes. Common application for this I²C Master-Slave integration is also included. This paper also addresses the advantages and limitations of the said design.

Keywords : I²C, master, OpenCores, slave, Verilog, verification

Conference Title : ICEMS 2015 : International Conference on Electrical and Microelectronics Systems

Conference Location : Istanbul, Türkiye

Conference Dates : October 26-27, 2015