@article{(Open Science Index):https://publications.waset.org/pdf/9999847, title = {A Novel Approach of Multilevel Inverter with Reduced Power Electronics Devices}, author = {M. Jagabar Sathik and K. Ramani}, country = {}, institution = {}, abstract = {In this paper family of multilevel inverter topology with reduced number of power switches is presented. The proposed inverter can generate both even and odd level. The proposed topology is suitable for symmetric structure. The proposed symmetric inverter results in reduction of power switches, power diode and gate driver circuits and also it may further minimize the installation area and cost. To prove the superiority of proposed topology is compared with conventional topologies. The performance of this symmetric multilevel inverter has been tested by computer based simulation and prototype based experimental setup for nine-level inverter is developed and results are verified. }, journal = {International Journal of Electronics and Communication Engineering}, volume = {8}, number = {11}, year = {2014}, pages = {1773 - 1779}, ee = {https://publications.waset.org/pdf/9999847}, url = {https://publications.waset.org/vol/95}, bibsource = {https://publications.waset.org/}, issn = {eISSN: 1307-6892}, publisher = {World Academy of Science, Engineering and Technology}, index = {Open Science Index 95, 2014}, }