Low Power CNFET SRAM Design

Authors: Pejman Hosseiniun, Rose Shayeghi, Iman Rahbari, Mohamad Reza Kalhor

Abstract:

CNFET has emerged as an alternative material to silicon for high performance, high stability and low power SRAM design in recent years. SRAM functions as cache memory in computers and many portable devices. In this paper, a new SRAM cell design based on CNFET technology is proposed. The proposed SRAM cell design for CNFET is compared with SRAM cell designs implemented with the conventional CMOS and FinFET in terms of speed, power consumption, stability, and leakage current. The HSPICE simulation and analysis show that the dynamic power consumption of the proposed 8T CNFET SRAM cell’s is reduced about 48% and the SNM is widened up to 56% compared to the conventional CMOS SRAM structure at the expense of 2% leakage power and 3% write delay increase.

Keywords: SRAM cell, CNFET, low power, HSPICE.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1094030

References:

[1] ITRS Process Integration, Devices, and Structures.
[Online]. Available: http://www.itrs.net/Links/2009ITRS/2009Chapters 2009Tables/2009 PIDS.pdf
[2] S. R. Prasad, B. K. Madhavi, and K. L. Kishore, "Design of low-leakage CNTFET SRAM cell at 32nm technology using forced stack technique,” International Journal of Engineering Research and Applications, vol. 2, no. 1, pp. 805-808, Jan.-Feb. 2012.
[3] Ph. Avouris, and J. Chen, "Nanotube electronics and optoelectronics,” Elsevier Journal Materials Today, vol. 9, no. 10, pp. 46-54, Oct. 2006.
[4] A. Javey and J. Kong, Eds., Carbon Nanotube Electronics, Springer, New York, 2009.
[5] A. Rahman, J. Guo, S. Datta, and M. S. Lundstrom, "Theory of ballistic nanotransistors,” IEEE Trans. Electron Devices, vol. 50, no. 9, pp. 1853- 1864, Sept. 2003.
[6] A. Pushkarna, S. Raghavan, and H. Mahmoodi, "Comparison of performance parameters of SRAM designs in 16nm CMOS and CNTFET technologies,” in Proc. IEEE International SOC Conference, Sept. 2010, pp. 27-29.
[7] S. Lin, Y. B. Kim, F. Lombardi, and Y. J. Lee, "A new SRAM cell design using CNTFETs ,” in Proc. IEEE International SOC Design Conference, Nov. 2008, pp. 168-171.
[8] S. Lin, Y. B. Kim, and F. Lombardi, "Design of a CNTFET-based SRAMcell by dual-chirality selection,” IEEE Transactions on Nanotechnology, vol. 9, no. 1, pp. 30-37, Jan. 2010.
[9] M. S. Dresselhaus, G. Dresselhaus, and Ph. Avouris, Carbon nan-otubes: synthesis, structure, properties, and applications, Berlin, Ger-many: Springer-Verlag, 2001.
[10] J. Deng, "Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors,” PhD thesis, Stanford University, Stanford, USA, Jun. 2007.
[11] Stanford University CNFET Model website.
[Online]. Available: http: //nano.stanford.edu/model stan cnt.htm
[12] N. Patil, A. Lin, J. Zhang, H.S.P. Wong, and S. Mitra, "Digital VLSI logic technology using carbon nanotube FETs: Frequently Asked Questions,” in Proc. IEEE Design Automation Conference, Jul. 2009, pp. 304-309
[13] J. Deng, and H.-S. P. Wong ”A Circuit-Compatible SPICE model for En-hancement Mode Carbon Nanotube Field Effect Transistors,” Proc. Intl. Conf. Simulation of Semiconductor Processes and Devices, pp. 166 - 169, Sept., 2006.
[14] Tawfik, S.A. Kursun, V. ”Low-Power and Compact Sequential Circuits With Independent-Gate FinFETs”, Electron Devices, IEEE Transactions vol. 55, No. 1, pp. 60-70, Jan 2008.
[15] A. Bhavnaganwala, X. Tang, and J. D. Meindl ”The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability” IEEE Journal of Solid-State Circuits, , Vol. 36, No. 4, pp. 658-665. April 2001.