@article{(Open Science Index):https://publications.waset.org/pdf/9998119,
	  title     = {Design and Analysis of an 8T Read Decoupled Dual Port SRAM Cell for Low Power High Speed Applications},
	  author    = {Ankit Mitra},
	  country	= {},
	  institution	= {},
	  abstract     = {Speed, power consumption and area, are some of the most important factors of concern in modern day memory design. As we move towards Deep Sub-Micron Technologies, the problems of leakage current, noise and cell stability due to physical parameter variation becomes more pronounced. In this paper we have designed an 8T Read Decoupled Dual Port SRAM Cell with Dual Threshold Voltage and characterized it in terms of read and write delay, read and write noise margins, Data Retention Voltage and Leakage Current. Read Decoupling improves the Read Noise Margin and static power dissipation is reduced by using Dual-Vt transistors. The results obtained are compared with existing 6T, 8T, 9T SRAM Cells, which shows the superiority of the proposed design. The Cell is designed and simulated in TSPICE using 90nm CMOS process.
},
	    journal   = {International Journal of Electronics and Communication Engineering},
	  volume    = {8},
	  number    = {4},
	  year      = {2014},
	  pages     = {703 - 706},
	  ee        = {https://publications.waset.org/pdf/9998119},
	  url   	= {https://publications.waset.org/vol/88},
	  bibsource = {https://publications.waset.org/},
	  issn  	= {eISSN: 1307-6892},
	  publisher = {World Academy of Science, Engineering and Technology},
	  index 	= {Open Science Index 88, 2014},
	}