@article{(Open Science Index):https://publications.waset.org/pdf/9915,
	  title     = {A Generic and Extensible Spidergon NoC},
	  author    = {Abdelkrim Zitouni and  Mounir Zid and  Sami Badrouchi and  Rached Tourki},
	  country	= {},
	  institution	= {},
	  abstract     = {The Globally Asynchronous Locally Synchronous Network on Chip (GALS NoC) is the most efficient solution that provides low latency transfers and power efficient System on Chip (SoC) interconnect. This study presents a GALS and generic NoC architecture based on a configurable router. This router integrates a sophisticated dynamic arbiter, the wormhole routing technique and can be configured in a manner that allows it to be used in many possible NoC topologies such as Mesh 2-D, Tree and Polygon architectures. This makes it possible to improve the quality of service (QoS) required by the proposed NoC. A comparative performances study of the proposed NoC architecture, Tore architecture and of the most used Mesh 2D architecture is performed. This study shows that Spidergon architecture is characterised by the lower latency and the later saturation. It is also shown that no matter what the number of used links is raised; the Links×Diameter product permitted by the Spidergon architecture remains always the lower. The only limitation of this architecture comes from it-s over cost in term of silicon area.
},
	    journal   = {International Journal of Electrical and Computer Engineering},
	  volume    = {1},
	  number    = {7},
	  year      = {2007},
	  pages     = {972 - 977},
	  ee        = {https://publications.waset.org/pdf/9915},
	  url   	= {https://publications.waset.org/vol/7},
	  bibsource = {https://publications.waset.org/},
	  issn  	= {eISSN: 1307-6892},
	  publisher = {World Academy of Science, Engineering and Technology},
	  index 	= {Open Science Index 7, 2007},
	}