@article{(Open Science Index):https://publications.waset.org/pdf/9449,
	  title     = {3.5-bit Stage of the CMOS Pipeline ADC},
	  author    = {Gao Wei and  Xu Minglu and  Xu Yan and  Zhang Xiaotong and  Wang Xinghua},
	  country	= {},
	  institution	= {},
	  abstract     = {A 3.5-bit stage of the CMOS pipelined ADC is proposed. In this report, the main part of 3.5-bit stage ADC is introduced. How the MDAC, comparator and encoder worked and designed are shown in details. Besides, an OTA which is used in fully differential pipelined ADC was described. Using gain-boost architecture with differential amplifier, this OTA achieve high-gain and high-speed. This design was using CMOS 0.18um process and simulation in Cadence. The result of the simulation shows that the OTA has a gain up to 80dB, the unity gain bandwidth of about 1.138GHz with 2pF load.
},
	    journal   = {International Journal of Electronics and Communication Engineering},
	  volume    = {6},
	  number    = {7},
	  year      = {2012},
	  pages     = {612 - 615},
	  ee        = {https://publications.waset.org/pdf/9449},
	  url   	= {https://publications.waset.org/vol/67},
	  bibsource = {https://publications.waset.org/},
	  issn  	= {eISSN: 1307-6892},
	  publisher = {World Academy of Science, Engineering and Technology},
	  index 	= {Open Science Index 67, 2012},
	}