%0 Journal Article
	%A Haruo Shimada and  Akinori Kanasugi
	%D 2009
	%J International Journal of Electrical and Computer Engineering
	%B World Academy of Science, Engineering and Technology
	%I Open Science Index 30, 2009
	%T A Dynamically Reconfigurable Arithmetic Circuit for Complex Number and Double Precision Number
	%U https://publications.waset.org/pdf/8858
	%V 30
	%X This paper proposes an architecture of dynamically
reconfigurable arithmetic circuit. Dynamic reconfiguration is a
technique to realize required functions by changing hardware
construction during operations. The proposed circuit is based on a
complex number multiply-accumulation circuit which is used
frequently in the field of digital signal processing. In addition, the
proposed circuit performs real number double precision arithmetic
operations. The data formats are single and double precision floating
point number based on IEEE754. The proposed circuit is designed
using VHDL, and verified the correct operation by simulations and
	%P 1325 - 1331