%0 Journal Article
	%A Pawel P. Czapski and  Andrzej Sluzek
	%D 2007
	%J International Journal of Electrical and Computer Engineering
	%B World Academy of Science, Engineering and Technology
	%I Open Science Index 4, 2007
	%T Power Optimization Techniques in FPGA Devices: A Combination of System- and Low-Levels
	%U https://publications.waset.org/pdf/8418
	%V 4
	%X This paper presents preliminary results regarding system-level power awareness for FPGA implementations in wireless sensor networks. Re-configurability of field programmable gate arrays (FPGA) allows for significant flexibility in its applications to embedded systems. However, high power consumption in FPGA becomes a significant factor in design considerations. We present several ideas and their experimental verifications on how to optimize power consumption at high level of designing process while maintaining the same energy per operation (low-level methods can be used additionally). This paper demonstrates that it is possible to estimate feasible power consumption savings even at the high level of designing process. It is envisaged that our results can be also applied to other embedded systems applications, not limited to FPGA-based.

	%P 916 - 922