Moorthi S. and  Meganathan D. and  Janarthanan D. and  Praveen Kumar P. and  J. Raja paul perinbam,  Low Jitter ADPLL based Clock Generator for High Speed SoC Applications.   journal   = {International Journal of Electronics and Communication Engineering}, [online]. World Academy of Science, Engineering and Technology.
    June 2008, vol. 18(6). 1189 - 1193
    [viewed 25 April 2024]. Available from: https://publications.waset.org/pdf/776.