%0 Journal Article
	%A Yu Ren Lin and  Yi Feng Su
	%D 2011
	%J International Journal of Electrical and Computer Engineering
	%B World Academy of Science, Engineering and Technology
	%I Open Science Index 56, 2011
	%T FPGA Implement of a Vision Based Lane Departure Warning System
	%U https://publications.waset.org/pdf/7135
	%V 56
	%X Using vision based solution in intelligent vehicle application often needs large memory to handle video stream and image process which increase complexity of hardware and software. In this paper, we present a FPGA implement of a vision based lane departure warning system. By taking frame of videos, the line gradient of line is estimated and the lane marks are found. By analysis the position of lane mark, departure of vehicle will be detected in time. This idea has been implemented in Xilinx Spartan6 FPGA. The lane departure warning system used 39% logic resources and no memory of the device. The average availability is 92.5%. The frame rate is more than 30 frames per second (fps).

	%P 864 - 869