May Phyo Thwal and Khin Htay Kyi and Kyaw Swar Soe, Implementation of Adder-Subtracter Design with VerilogHDL. journal = {International Journal of Electronics and Communication Engineering}, [online]. World Academy of Science, Engineering and Technology. March 2008, vol. 15(3). 665 - 669 [viewed 20 September 2024]. Available from: https://publications.waset.org/pdf/6117.