Thwal, M. , Kyi, K. , Soe, K.. "Implementation of Adder-Subtracter Design with VerilogHDL". World Academy of Science, Engineering and Technology, Open Science Index 15, International Journal of Electronics and Communication Engineering (2008), 2(3), 665 - 669.