P.Ramanathan and P.T.Vanathi, Hybrid Prefix Adder Architecture for Minimizing the Power Delay Product. journal = {International Journal of Electronics and Communication Engineering}, [online]. World Academy of Science, Engineering and Technology. April 2009, vol. 28(4). 869 - 873 [viewed 26 April 2024]. Available from: https://publications.waset.org/pdf/5272.