P.Ramanathan, P. , P.T.Vanathi, P. (2009). 'Hybrid Prefix Adder Architecture for Minimizing the Power Delay Product'. World Academy of Science, Engineering and Technology, Open Science Index 28, International Journal of Electronics and Communication Engineering, 3(4), 869 - 873.